]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - sim/m32r/decodex.c
projects / thirdparty / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
* cgen.h (CGEN_FIELDS): Define here.
[thirdparty/binutils-gdb.git] / sim / m32r / decodex.c
CommitLineData
b8a9943d
DE		 1/* Simulator instruction decoder for m32r.
2
3This file is machine generated with CGEN.
4
5Copyright (C) 1996, 1997, 1998 Free Software Foundation, Inc.
6
7This file is part of the GNU Simulators.
8
9This program is free software; you can redistribute it and/or modify
10it under the terms of the GNU General Public License as published by
11the Free Software Foundation; either version 2, or (at your option)
12any later version.
13
14This program is distributed in the hope that it will be useful,
15but WITHOUT ANY WARRANTY; without even the implied warranty of
16MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17GNU General Public License for more details.
18
19You should have received a copy of the GNU General Public License along
20with this program; if not, write to the Free Software Foundation, Inc.,
2159 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
22
23*/
24
25#define WANT_CPU
26#define WANT_CPU_M32RX
27
28#include "sim-main.h"
29#include "sim-xcat.h"
30#include "cpu-sim.h"
31#include "cpu-opc.h"
32
33/* FIXME: wip, may eventually only want one form so this would then go
34 away. However, in the mean time, having both keeps a stable version
35 around while the cache version is being developed.
36 It may still be useful to allow two versions to exist though. */
37#if WITH_SCACHE
38#define EX(fn) XCONCAT3 (m32rx,_ex_,fn)
39#else
40#define EX(fn) 0
41#endif
42
43#if WITH_SEM_SWITCH_FULL
44#define FULL(fn) 0
45#else
46#define FULL(fn) XCONCAT3 (m32rx,_sem_,fn)
47#endif
48
49#if WITH_SEM_SWITCH_FAST
50#define FAST(fn) 0
51#else
52#if WITH_SCACHE
53#define FAST(fn) XCONCAT3 (m32rx,_semc_,fn)
54#else
55#define FAST(fn) 0
56#endif
57#endif
58
59/*#define DECODE M32RX_DECODE*/
60
61/* The decode_illegal case is currently non-static and the generator doesn't
62 prepend m32rx_, so simplify things by handling it here. */
63#define decode_illegal m32rx_decode_illegal
64
65static DECODE decode_add = { M32R_INSN_ADD, & m32r_cgen_insn_table_entries[M32R_INSN_ADD], EX (fmt_0_add), FULL (add), FAST (add) };
66static DECODE decode_add3 = { M32R_INSN_ADD3, & m32r_cgen_insn_table_entries[M32R_INSN_ADD3], EX (fmt_1_add3), FULL (add3), FAST (add3) };
67static DECODE decode_and = { M32R_INSN_AND, & m32r_cgen_insn_table_entries[M32R_INSN_AND], EX (fmt_0_add), FULL (and), FAST (and) };
68static DECODE decode_and3 = { M32R_INSN_AND3, & m32r_cgen_insn_table_entries[M32R_INSN_AND3], EX (fmt_2_and3), FULL (and3), FAST (and3) };
69static DECODE decode_or = { M32R_INSN_OR, & m32r_cgen_insn_table_entries[M32R_INSN_OR], EX (fmt_0_add), FULL (or), FAST (or) };
70static DECODE decode_or3 = { M32R_INSN_OR3, & m32r_cgen_insn_table_entries[M32R_INSN_OR3], EX (fmt_3_or3), FULL (or3), FAST (or3) };
71static DECODE decode_xor = { M32R_INSN_XOR, & m32r_cgen_insn_table_entries[M32R_INSN_XOR], EX (fmt_0_add), FULL (xor), FAST (xor) };
72static DECODE decode_xor3 = { M32R_INSN_XOR3, & m32r_cgen_insn_table_entries[M32R_INSN_XOR3], EX (fmt_2_and3), FULL (xor3), FAST (xor3) };
73static DECODE decode_addi = { M32R_INSN_ADDI, & m32r_cgen_insn_table_entries[M32R_INSN_ADDI], EX (fmt_4_addi), FULL (addi), FAST (addi) };
74static DECODE decode_addv = { M32R_INSN_ADDV, & m32r_cgen_insn_table_entries[M32R_INSN_ADDV], EX (fmt_0_add), FULL (addv), FAST (addv) };
75static DECODE decode_addv3 = { M32R_INSN_ADDV3, & m32r_cgen_insn_table_entries[M32R_INSN_ADDV3], EX (fmt_5_addv3), FULL (addv3), FAST (addv3) };
76static DECODE decode_addx = { M32R_INSN_ADDX, & m32r_cgen_insn_table_entries[M32R_INSN_ADDX], EX (fmt_6_addx), FULL (addx), FAST (addx) };
77static DECODE decode_bc8 = { M32R_INSN_BC8, & m32r_cgen_insn_table_entries[M32R_INSN_BC8], EX (fmt_7_bc8), FULL (bc8), FAST (bc8) };
78static DECODE decode_bc24 = { M32R_INSN_BC24, & m32r_cgen_insn_table_entries[M32R_INSN_BC24], EX (fmt_8_bc24), FULL (bc24), FAST (bc24) };
79static DECODE decode_beq = { M32R_INSN_BEQ, & m32r_cgen_insn_table_entries[M32R_INSN_BEQ], EX (fmt_9_beq), FULL (beq), FAST (beq) };
80static DECODE decode_beqz = { M32R_INSN_BEQZ, & m32r_cgen_insn_table_entries[M32R_INSN_BEQZ], EX (fmt_10_beqz), FULL (beqz), FAST (beqz) };
81static DECODE decode_bgez = { M32R_INSN_BGEZ, & m32r_cgen_insn_table_entries[M32R_INSN_BGEZ], EX (fmt_10_beqz), FULL (bgez), FAST (bgez) };
82static DECODE decode_bgtz = { M32R_INSN_BGTZ, & m32r_cgen_insn_table_entries[M32R_INSN_BGTZ], EX (fmt_10_beqz), FULL (bgtz), FAST (bgtz) };
83static DECODE decode_blez = { M32R_INSN_BLEZ, & m32r_cgen_insn_table_entries[M32R_INSN_BLEZ], EX (fmt_10_beqz), FULL (blez), FAST (blez) };
84static DECODE decode_bltz = { M32R_INSN_BLTZ, & m32r_cgen_insn_table_entries[M32R_INSN_BLTZ], EX (fmt_10_beqz), FULL (bltz), FAST (bltz) };
85static DECODE decode_bnez = { M32R_INSN_BNEZ, & m32r_cgen_insn_table_entries[M32R_INSN_BNEZ], EX (fmt_10_beqz), FULL (bnez), FAST (bnez) };
86static DECODE decode_bl8 = { M32R_INSN_BL8, & m32r_cgen_insn_table_entries[M32R_INSN_BL8], EX (fmt_11_bl8), FULL (bl8), FAST (bl8) };
87static DECODE decode_bl24 = { M32R_INSN_BL24, & m32r_cgen_insn_table_entries[M32R_INSN_BL24], EX (fmt_12_bl24), FULL (bl24), FAST (bl24) };
88static DECODE decode_bcl8 = { M32R_INSN_BCL8, & m32r_cgen_insn_table_entries[M32R_INSN_BCL8], EX (fmt_13_bcl8), FULL (bcl8), FAST (bcl8) };
89static DECODE decode_bcl24 = { M32R_INSN_BCL24, & m32r_cgen_insn_table_entries[M32R_INSN_BCL24], EX (fmt_14_bcl24), FULL (bcl24), FAST (bcl24) };
90static DECODE decode_bnc8 = { M32R_INSN_BNC8, & m32r_cgen_insn_table_entries[M32R_INSN_BNC8], EX (fmt_7_bc8), FULL (bnc8), FAST (bnc8) };
91static DECODE decode_bnc24 = { M32R_INSN_BNC24, & m32r_cgen_insn_table_entries[M32R_INSN_BNC24], EX (fmt_8_bc24), FULL (bnc24), FAST (bnc24) };
92static DECODE decode_bne = { M32R_INSN_BNE, & m32r_cgen_insn_table_entries[M32R_INSN_BNE], EX (fmt_9_beq), FULL (bne), FAST (bne) };
93static DECODE decode_bra8 = { M32R_INSN_BRA8, & m32r_cgen_insn_table_entries[M32R_INSN_BRA8], EX (fmt_15_bra8), FULL (bra8), FAST (bra8) };
94static DECODE decode_bra24 = { M32R_INSN_BRA24, & m32r_cgen_insn_table_entries[M32R_INSN_BRA24], EX (fmt_16_bra24), FULL (bra24), FAST (bra24) };
95static DECODE decode_bncl8 = { M32R_INSN_BNCL8, & m32r_cgen_insn_table_entries[M32R_INSN_BNCL8], EX (fmt_13_bcl8), FULL (bncl8), FAST (bncl8) };
96static DECODE decode_bncl24 = { M32R_INSN_BNCL24, & m32r_cgen_insn_table_entries[M32R_INSN_BNCL24], EX (fmt_14_bcl24), FULL (bncl24), FAST (bncl24) };
97static DECODE decode_cmp = { M32R_INSN_CMP, & m32r_cgen_insn_table_entries[M32R_INSN_CMP], EX (fmt_17_cmp), FULL (cmp), FAST (cmp) };
98static DECODE decode_cmpi = { M32R_INSN_CMPI, & m32r_cgen_insn_table_entries[M32R_INSN_CMPI], EX (fmt_18_cmpi), FULL (cmpi), FAST (cmpi) };
99static DECODE decode_cmpu = { M32R_INSN_CMPU, & m32r_cgen_insn_table_entries[M32R_INSN_CMPU], EX (fmt_17_cmp), FULL (cmpu), FAST (cmpu) };
100static DECODE decode_cmpui = { M32R_INSN_CMPUI, & m32r_cgen_insn_table_entries[M32R_INSN_CMPUI], EX (fmt_19_cmpui), FULL (cmpui), FAST (cmpui) };
101static DECODE decode_cmpeq = { M32R_INSN_CMPEQ, & m32r_cgen_insn_table_entries[M32R_INSN_CMPEQ], EX (fmt_17_cmp), FULL (cmpeq), FAST (cmpeq) };
102static DECODE decode_cmpz = { M32R_INSN_CMPZ, & m32r_cgen_insn_table_entries[M32R_INSN_CMPZ], EX (fmt_20_cmpz), FULL (cmpz), FAST (cmpz) };
103static DECODE decode_div = { M32R_INSN_DIV, & m32r_cgen_insn_table_entries[M32R_INSN_DIV], EX (fmt_21_div), FULL (div), FAST (div) };
104static DECODE decode_divu = { M32R_INSN_DIVU, & m32r_cgen_insn_table_entries[M32R_INSN_DIVU], EX (fmt_21_div), FULL (divu), FAST (divu) };
105static DECODE decode_rem = { M32R_INSN_REM, & m32r_cgen_insn_table_entries[M32R_INSN_REM], EX (fmt_21_div), FULL (rem), FAST (rem) };
106static DECODE decode_remu = { M32R_INSN_REMU, & m32r_cgen_insn_table_entries[M32R_INSN_REMU], EX (fmt_21_div), FULL (remu), FAST (remu) };
107static DECODE decode_jc = { M32R_INSN_JC, & m32r_cgen_insn_table_entries[M32R_INSN_JC], EX (fmt_22_jc), FULL (jc), FAST (jc) };
108static DECODE decode_jnc = { M32R_INSN_JNC, & m32r_cgen_insn_table_entries[M32R_INSN_JNC], EX (fmt_22_jc), FULL (jnc), FAST (jnc) };
109static DECODE decode_jl = { M32R_INSN_JL, & m32r_cgen_insn_table_entries[M32R_INSN_JL], EX (fmt_23_jl), FULL (jl), FAST (jl) };
110static DECODE decode_jmp = { M32R_INSN_JMP, & m32r_cgen_insn_table_entries[M32R_INSN_JMP], EX (fmt_24_jmp), FULL (jmp), FAST (jmp) };
111static DECODE decode_ld = { M32R_INSN_LD, & m32r_cgen_insn_table_entries[M32R_INSN_LD], EX (fmt_25_ld), FULL (ld), FAST (ld) };
112static DECODE decode_ld_d = { M32R_INSN_LD_D, & m32r_cgen_insn_table_entries[M32R_INSN_LD_D], EX (fmt_26_ld_d), FULL (ld_d), FAST (ld_d) };
113static DECODE decode_ldb = { M32R_INSN_LDB, & m32r_cgen_insn_table_entries[M32R_INSN_LDB], EX (fmt_27_ldb), FULL (ldb), FAST (ldb) };
114static DECODE decode_ldb_d = { M32R_INSN_LDB_D, & m32r_cgen_insn_table_entries[M32R_INSN_LDB_D], EX (fmt_28_ldb_d), FULL (ldb_d), FAST (ldb_d) };
115static DECODE decode_ldh = { M32R_INSN_LDH, & m32r_cgen_insn_table_entries[M32R_INSN_LDH], EX (fmt_29_ldh), FULL (ldh), FAST (ldh) };
116static DECODE decode_ldh_d = { M32R_INSN_LDH_D, & m32r_cgen_insn_table_entries[M32R_INSN_LDH_D], EX (fmt_30_ldh_d), FULL (ldh_d), FAST (ldh_d) };
117static DECODE decode_ldub = { M32R_INSN_LDUB, & m32r_cgen_insn_table_entries[M32R_INSN_LDUB], EX (fmt_27_ldb), FULL (ldub), FAST (ldub) };
118static DECODE decode_ldub_d = { M32R_INSN_LDUB_D, & m32r_cgen_insn_table_entries[M32R_INSN_LDUB_D], EX (fmt_28_ldb_d), FULL (ldub_d), FAST (ldub_d) };
119static DECODE decode_lduh = { M32R_INSN_LDUH, & m32r_cgen_insn_table_entries[M32R_INSN_LDUH], EX (fmt_29_ldh), FULL (lduh), FAST (lduh) };
120static DECODE decode_lduh_d = { M32R_INSN_LDUH_D, & m32r_cgen_insn_table_entries[M32R_INSN_LDUH_D], EX (fmt_30_ldh_d), FULL (lduh_d), FAST (lduh_d) };
121static DECODE decode_ld_plus = { M32R_INSN_LD_PLUS, & m32r_cgen_insn_table_entries[M32R_INSN_LD_PLUS], EX (fmt_25_ld), FULL (ld_plus), FAST (ld_plus) };
122static DECODE decode_ld24 = { M32R_INSN_LD24, & m32r_cgen_insn_table_entries[M32R_INSN_LD24], EX (fmt_31_ld24), FULL (ld24), FAST (ld24) };
123static DECODE decode_ldi8 = { M32R_INSN_LDI8, & m32r_cgen_insn_table_entries[M32R_INSN_LDI8], EX (fmt_32_ldi8), FULL (ldi8), FAST (ldi8) };
124static DECODE decode_ldi16 = { M32R_INSN_LDI16, & m32r_cgen_insn_table_entries[M32R_INSN_LDI16], EX (fmt_33_ldi16), FULL (ldi16), FAST (ldi16) };
125static DECODE decode_lock = { M32R_INSN_LOCK, & m32r_cgen_insn_table_entries[M32R_INSN_LOCK], EX (fmt_0_add), FULL (lock), FAST (lock) };
126static DECODE decode_machi_a = { M32R_INSN_MACHI_A, & m32r_cgen_insn_table_entries[M32R_INSN_MACHI_A], EX (fmt_34_machi_a), FULL (machi_a), FAST (machi_a) };
127static DECODE decode_maclo_a = { M32R_INSN_MACLO_A, & m32r_cgen_insn_table_entries[M32R_INSN_MACLO_A], EX (fmt_34_machi_a), FULL (maclo_a), FAST (maclo_a) };
128static DECODE decode_mul = { M32R_INSN_MUL, & m32r_cgen_insn_table_entries[M32R_INSN_MUL], EX (fmt_0_add), FULL (mul), FAST (mul) };
129static DECODE decode_mulhi_a = { M32R_INSN_MULHI_A, & m32r_cgen_insn_table_entries[M32R_INSN_MULHI_A], EX (fmt_35_mulhi_a), FULL (mulhi_a), FAST (mulhi_a) };
130static DECODE decode_mullo_a = { M32R_INSN_MULLO_A, & m32r_cgen_insn_table_entries[M32R_INSN_MULLO_A], EX (fmt_35_mulhi_a), FULL (mullo_a), FAST (mullo_a) };
131static DECODE decode_mv = { M32R_INSN_MV, & m32r_cgen_insn_table_entries[M32R_INSN_MV], EX (fmt_36_mv), FULL (mv), FAST (mv) };
132static DECODE decode_mvfachi_a = { M32R_INSN_MVFACHI_A, & m32r_cgen_insn_table_entries[M32R_INSN_MVFACHI_A], EX (fmt_37_mvfachi_a), FULL (mvfachi_a), FAST (mvfachi_a) };
133static DECODE decode_mvfaclo_a = { M32R_INSN_MVFACLO_A, & m32r_cgen_insn_table_entries[M32R_INSN_MVFACLO_A], EX (fmt_37_mvfachi_a), FULL (mvfaclo_a), FAST (mvfaclo_a) };
134static DECODE decode_mvfacmi_a = { M32R_INSN_MVFACMI_A, & m32r_cgen_insn_table_entries[M32R_INSN_MVFACMI_A], EX (fmt_37_mvfachi_a), FULL (mvfacmi_a), FAST (mvfacmi_a) };
135static DECODE decode_mvfc = { M32R_INSN_MVFC, & m32r_cgen_insn_table_entries[M32R_INSN_MVFC], EX (fmt_38_mvfc), FULL (mvfc), FAST (mvfc) };
136static DECODE decode_mvtachi_a = { M32R_INSN_MVTACHI_A, & m32r_cgen_insn_table_entries[M32R_INSN_MVTACHI_A], EX (fmt_39_mvtachi_a), FULL (mvtachi_a), FAST (mvtachi_a) };
137static DECODE decode_mvtaclo_a = { M32R_INSN_MVTACLO_A, & m32r_cgen_insn_table_entries[M32R_INSN_MVTACLO_A], EX (fmt_39_mvtachi_a), FULL (mvtaclo_a), FAST (mvtaclo_a) };
138static DECODE decode_mvtc = { M32R_INSN_MVTC, & m32r_cgen_insn_table_entries[M32R_INSN_MVTC], EX (fmt_40_mvtc), FULL (mvtc), FAST (mvtc) };
139static DECODE decode_neg = { M32R_INSN_NEG, & m32r_cgen_insn_table_entries[M32R_INSN_NEG], EX (fmt_36_mv), FULL (neg), FAST (neg) };
140static DECODE decode_nop = { M32R_INSN_NOP, & m32r_cgen_insn_table_entries[M32R_INSN_NOP], EX (fmt_41_nop), FULL (nop), FAST (nop) };
141static DECODE decode_not = { M32R_INSN_NOT, & m32r_cgen_insn_table_entries[M32R_INSN_NOT], EX (fmt_36_mv), FULL (not), FAST (not) };
142static DECODE decode_rac_a = { M32R_INSN_RAC_A, & m32r_cgen_insn_table_entries[M32R_INSN_RAC_A], EX (fmt_42_rac_a), FULL (rac_a), FAST (rac_a) };
143static DECODE decode_rach_a = { M32R_INSN_RACH_A, & m32r_cgen_insn_table_entries[M32R_INSN_RACH_A], EX (fmt_42_rac_a), FULL (rach_a), FAST (rach_a) };
144static DECODE decode_rte = { M32R_INSN_RTE, & m32r_cgen_insn_table_entries[M32R_INSN_RTE], EX (fmt_43_rte), FULL (rte), FAST (rte) };
145static DECODE decode_seth = { M32R_INSN_SETH, & m32r_cgen_insn_table_entries[M32R_INSN_SETH], EX (fmt_44_seth), FULL (seth), FAST (seth) };
146static DECODE decode_sll = { M32R_INSN_SLL, & m32r_cgen_insn_table_entries[M32R_INSN_SLL], EX (fmt_0_add), FULL (sll), FAST (sll) };
147static DECODE decode_sll3 = { M32R_INSN_SLL3, & m32r_cgen_insn_table_entries[M32R_INSN_SLL3], EX (fmt_5_addv3), FULL (sll3), FAST (sll3) };
148static DECODE decode_slli = { M32R_INSN_SLLI, & m32r_cgen_insn_table_entries[M32R_INSN_SLLI], EX (fmt_45_slli), FULL (slli), FAST (slli) };
149static DECODE decode_sra = { M32R_INSN_SRA, & m32r_cgen_insn_table_entries[M32R_INSN_SRA], EX (fmt_0_add), FULL (sra), FAST (sra) };
150static DECODE decode_sra3 = { M32R_INSN_SRA3, & m32r_cgen_insn_table_entries[M32R_INSN_SRA3], EX (fmt_5_addv3), FULL (sra3), FAST (sra3) };
151static DECODE decode_srai = { M32R_INSN_SRAI, & m32r_cgen_insn_table_entries[M32R_INSN_SRAI], EX (fmt_45_slli), FULL (srai), FAST (srai) };
152static DECODE decode_srl = { M32R_INSN_SRL, & m32r_cgen_insn_table_entries[M32R_INSN_SRL], EX (fmt_0_add), FULL (srl), FAST (srl) };
153static DECODE decode_srl3 = { M32R_INSN_SRL3, & m32r_cgen_insn_table_entries[M32R_INSN_SRL3], EX (fmt_5_addv3), FULL (srl3), FAST (srl3) };
154static DECODE decode_srli = { M32R_INSN_SRLI, & m32r_cgen_insn_table_entries[M32R_INSN_SRLI], EX (fmt_45_slli), FULL (srli), FAST (srli) };
155static DECODE decode_st = { M32R_INSN_ST, & m32r_cgen_insn_table_entries[M32R_INSN_ST], EX (fmt_17_cmp), FULL (st), FAST (st) };
156static DECODE decode_st_d = { M32R_INSN_ST_D, & m32r_cgen_insn_table_entries[M32R_INSN_ST_D], EX (fmt_46_st_d), FULL (st_d), FAST (st_d) };
157static DECODE decode_stb = { M32R_INSN_STB, & m32r_cgen_insn_table_entries[M32R_INSN_STB], EX (fmt_17_cmp), FULL (stb), FAST (stb) };
158static DECODE decode_stb_d = { M32R_INSN_STB_D, & m32r_cgen_insn_table_entries[M32R_INSN_STB_D], EX (fmt_46_st_d), FULL (stb_d), FAST (stb_d) };
159static DECODE decode_sth = { M32R_INSN_STH, & m32r_cgen_insn_table_entries[M32R_INSN_STH], EX (fmt_17_cmp), FULL (sth), FAST (sth) };
160static DECODE decode_sth_d = { M32R_INSN_STH_D, & m32r_cgen_insn_table_entries[M32R_INSN_STH_D], EX (fmt_46_st_d), FULL (sth_d), FAST (sth_d) };
161static DECODE decode_st_plus = { M32R_INSN_ST_PLUS, & m32r_cgen_insn_table_entries[M32R_INSN_ST_PLUS], EX (fmt_17_cmp), FULL (st_plus), FAST (st_plus) };
162static DECODE decode_st_minus = { M32R_INSN_ST_MINUS, & m32r_cgen_insn_table_entries[M32R_INSN_ST_MINUS], EX (fmt_17_cmp), FULL (st_minus), FAST (st_minus) };
163static DECODE decode_sub = { M32R_INSN_SUB, & m32r_cgen_insn_table_entries[M32R_INSN_SUB], EX (fmt_0_add), FULL (sub), FAST (sub) };
164static DECODE decode_subv = { M32R_INSN_SUBV, & m32r_cgen_insn_table_entries[M32R_INSN_SUBV], EX (fmt_0_add), FULL (subv), FAST (subv) };
165static DECODE decode_subx = { M32R_INSN_SUBX, & m32r_cgen_insn_table_entries[M32R_INSN_SUBX], EX (fmt_6_addx), FULL (subx), FAST (subx) };
166static DECODE decode_trap = { M32R_INSN_TRAP, & m32r_cgen_insn_table_entries[M32R_INSN_TRAP], EX (fmt_47_trap), FULL (trap), FAST (trap) };
167static DECODE decode_unlock = { M32R_INSN_UNLOCK, & m32r_cgen_insn_table_entries[M32R_INSN_UNLOCK], EX (fmt_17_cmp), FULL (unlock), FAST (unlock) };
168static DECODE decode_satb = { M32R_INSN_SATB, & m32r_cgen_insn_table_entries[M32R_INSN_SATB], EX (fmt_48_satb), FULL (satb), FAST (satb) };
169static DECODE decode_sath = { M32R_INSN_SATH, & m32r_cgen_insn_table_entries[M32R_INSN_SATH], EX (fmt_48_satb), FULL (sath), FAST (sath) };
170static DECODE decode_sat = { M32R_INSN_SAT, & m32r_cgen_insn_table_entries[M32R_INSN_SAT], EX (fmt_49_sat), FULL (sat), FAST (sat) };
171static DECODE decode_pcmpbz = { M32R_INSN_PCMPBZ, & m32r_cgen_insn_table_entries[M32R_INSN_PCMPBZ], EX (fmt_20_cmpz), FULL (pcmpbz), FAST (pcmpbz) };
172static DECODE decode_sadd = { M32R_INSN_SADD, & m32r_cgen_insn_table_entries[M32R_INSN_SADD], EX (fmt_50_sadd), FULL (sadd), FAST (sadd) };
173static DECODE decode_macwu1 = { M32R_INSN_MACWU1, & m32r_cgen_insn_table_entries[M32R_INSN_MACWU1], EX (fmt_51_macwu1), FULL (macwu1), FAST (macwu1) };
174static DECODE decode_msblo = { M32R_INSN_MSBLO, & m32r_cgen_insn_table_entries[M32R_INSN_MSBLO], EX (fmt_52_msblo), FULL (msblo), FAST (msblo) };
175static DECODE decode_mulwu1 = { M32R_INSN_MULWU1, & m32r_cgen_insn_table_entries[M32R_INSN_MULWU1], EX (fmt_17_cmp), FULL (mulwu1), FAST (mulwu1) };
176static DECODE decode_machl1 = { M32R_INSN_MACHL1, & m32r_cgen_insn_table_entries[M32R_INSN_MACHL1], EX (fmt_51_macwu1), FULL (machl1), FAST (machl1) };
177static DECODE decode_sc = { M32R_INSN_SC, & m32r_cgen_insn_table_entries[M32R_INSN_SC], EX (fmt_53_sc), FULL (sc), FAST (sc) };
178static DECODE decode_snc = { M32R_INSN_SNC, & m32r_cgen_insn_table_entries[M32R_INSN_SNC], EX (fmt_53_sc), FULL (snc), FAST (snc) };
179DECODE m32rx_decode_illegal = {
180 M32R_INSN_ILLEGAL, & m32r_cgen_insn_table_entries[0],
181 EX (illegal), FULL (illegal),
182 FAST (illegal)
183};
184
185/* The order must match that of `labels' in sem-switch.c. */
186
187DECODE *m32rx_decode_vars[] = {
188 & m32rx_decode_illegal,
189 & decode_add,
190 & decode_add3,
191 & decode_and,
192 & decode_and3,
193 & decode_or,
194 & decode_or3,
195 & decode_xor,
196 & decode_xor3,
197 & decode_addi,
198 & decode_addv,
199 & decode_addv3,
200 & decode_addx,
201 & decode_bc8,
202 & decode_bc24,
203 & decode_beq,
204 & decode_beqz,
205 & decode_bgez,
206 & decode_bgtz,
207 & decode_blez,
208 & decode_bltz,
209 & decode_bnez,
210 & decode_bl8,
211 & decode_bl24,
212 & decode_bcl8,
213 & decode_bcl24,
214 & decode_bnc8,
215 & decode_bnc24,
216 & decode_bne,
217 & decode_bra8,
218 & decode_bra24,
219 & decode_bncl8,
220 & decode_bncl24,
221 & decode_cmp,
222 & decode_cmpi,
223 & decode_cmpu,
224 & decode_cmpui,
225 & decode_cmpeq,
226 & decode_cmpz,
227 & decode_div,
228 & decode_divu,
229 & decode_rem,
230 & decode_remu,
231 & decode_jc,
232 & decode_jnc,
233 & decode_jl,
234 & decode_jmp,
235 & decode_ld,
236 & decode_ld_d,
237 & decode_ldb,
238 & decode_ldb_d,
239 & decode_ldh,
240 & decode_ldh_d,
241 & decode_ldub,
242 & decode_ldub_d,
243 & decode_lduh,
244 & decode_lduh_d,
245 & decode_ld_plus,
246 & decode_ld24,
247 & decode_ldi8,
248 & decode_ldi16,
249 & decode_lock,
250 & decode_machi_a,
251 & decode_maclo_a,
252 & decode_mul,
253 & decode_mulhi_a,
254 & decode_mullo_a,
255 & decode_mv,
256 & decode_mvfachi_a,
257 & decode_mvfaclo_a,
258 & decode_mvfacmi_a,
259 & decode_mvfc,
260 & decode_mvtachi_a,
261 & decode_mvtaclo_a,
262 & decode_mvtc,
263 & decode_neg,
264 & decode_nop,
265 & decode_not,
266 & decode_rac_a,
267 & decode_rach_a,
268 & decode_rte,
269 & decode_seth,
270 & decode_sll,
271 & decode_sll3,
272 & decode_slli,
273 & decode_sra,
274 & decode_sra3,
275 & decode_srai,
276 & decode_srl,
277 & decode_srl3,
278 & decode_srli,
279 & decode_st,
280 & decode_st_d,
281 & decode_stb,
282 & decode_stb_d,
283 & decode_sth,
284 & decode_sth_d,
285 & decode_st_plus,
286 & decode_st_minus,
287 & decode_sub,
288 & decode_subv,
289 & decode_subx,
290 & decode_trap,
291 & decode_unlock,
292 & decode_satb,
293 & decode_sath,
294 & decode_sat,
295 & decode_pcmpbz,
296 & decode_sadd,
297 & decode_macwu1,
298 & decode_msblo,
299 & decode_mulwu1,
300 & decode_machl1,
301 & decode_sc,
302 & decode_snc,
303 0
304};
305
306/* The decoder needs a slightly different computed goto switch control. */
307#ifdef __GNUC__
308#define DECODE_SWITCH(N, X) goto *labels_##N[X];
309#else
310#define DECODE_SWITCH(N, X) switch (X)
311#endif
312
313/* Given an instruction, return a pointer to its DECODE entry. */
314
315DECODE *
316m32rx_decode (current_cpu, pc, insn)
317 SIM_CPU *current_cpu;
318 PCADDR pc;
319 insn_t insn;
320{
321 {
322#ifdef __GNUC__
323 static void *labels_0[256] = {
324 && default_0, && default_0, && default_0, && default_0,
325 && default_0, && default_0, && default_0, && case_0_7,
326 && default_0, && default_0, && default_0, && default_0,
327 && default_0, && default_0, && default_0, && default_0,
328 && default_0, && default_0, && default_0, && default_0,
329 && default_0, && default_0, && default_0, && default_0,
330 && default_0, && default_0, && default_0, && default_0,
331 && case_0_28, && default_0, && default_0, && default_0,
332 && default_0, && default_0, && default_0, && default_0,
333 && default_0, && default_0, && default_0, && default_0,
334 && default_0, && default_0, && default_0, && default_0,
335 && default_0, && default_0, && default_0, && default_0,
336 && default_0, && default_0, && default_0, && default_0,
337 && default_0, && default_0, && default_0, && default_0,
338 && default_0, && default_0, && default_0, && default_0,
339 && default_0, && default_0, && default_0, && default_0,
340 && default_0, && default_0, && default_0, && default_0,
341 && default_0, && default_0, && default_0, && default_0,
342 && default_0, && default_0, && default_0, && default_0,
343 && default_0, && default_0, && default_0, && default_0,
344 && default_0, && default_0, && default_0, && default_0,
345 && default_0, && default_0, && default_0, && case_0_87,
346 && default_0, && default_0, && default_0, && default_0,
347 && default_0, && default_0, && default_0, && case_0_95,
348 && default_0, && default_0, && default_0, && default_0,
349 && default_0, && default_0, && default_0, && default_0,
350 && default_0, && default_0, && default_0, && default_0,
351 && default_0, && default_0, && default_0, && default_0,
352 && case_0_112, && case_0_113, && case_0_114, && case_0_115,
353 && case_0_116, && case_0_117, && case_0_118, && case_0_119,
354 && case_0_120, && case_0_121, && case_0_122, && case_0_123,
355 && case_0_124, && case_0_125, && case_0_126, && case_0_127,
356 && case_0_128, && default_0, && default_0, && default_0,
357 && default_0, && default_0, && default_0, && default_0,
358 && default_0, && default_0, && default_0, && default_0,
359 && default_0, && default_0, && default_0, && default_0,
360 && default_0, && default_0, && default_0, && default_0,
361 && default_0, && default_0, && default_0, && default_0,
362 && default_0, && default_0, && default_0, && default_0,
363 && default_0, && default_0, && default_0, && default_0,
364 && default_0, && default_0, && default_0, && default_0,
365 && default_0, && default_0, && default_0, && default_0,
366 && default_0, && default_0, && default_0, && default_0,
367 && default_0, && default_0, && default_0, && default_0,
368 && default_0, && default_0, && default_0, && default_0,
369 && default_0, && default_0, && default_0, && default_0,
370 && default_0, && default_0, && default_0, && default_0,
371 && default_0, && default_0, && default_0, && default_0,
372 && default_0, && default_0, && default_0, && default_0,
373 && default_0, && default_0, && default_0, && default_0,
374 && default_0, && default_0, && default_0, && default_0,
375 && default_0, && default_0, && default_0, && default_0,
376 && default_0, && default_0, && default_0, && default_0,
377 && default_0, && default_0, && default_0, && default_0,
378 && default_0, && default_0, && default_0, && default_0,
379 && default_0, && default_0, && default_0, && default_0,
380 && default_0, && default_0, && default_0, && default_0,
381 && default_0, && default_0, && default_0, && default_0,
382 && default_0, && default_0, && default_0, && default_0,
383 && default_0, && default_0, && default_0, && default_0,
384 && case_0_240, && case_0_241, && case_0_242, && case_0_243,
385 && case_0_244, && case_0_245, && case_0_246, && case_0_247,
386 && case_0_248, && case_0_249, && case_0_250, && case_0_251,
387 && case_0_252, && case_0_253, && case_0_254, && case_0_255,
388 };
389#endif
390 static DECODE *insns[256] = {
391 &decode_subv, &decode_subx, &decode_sub, &decode_neg,
392 &decode_cmp, &decode_cmpu, &decode_cmpeq, 0,
393 &decode_addv, &decode_addx, &decode_add, &decode_not,
394 &decode_and, &decode_xor, &decode_or, &decode_illegal,
395 &decode_srl, &decode_illegal, &decode_sra, &decode_illegal,
396 &decode_sll, &decode_illegal, &decode_mul, &decode_illegal,
397 &decode_mv, &decode_mvfc, &decode_mvtc, &decode_illegal,
398 0, &decode_rte, &decode_illegal, &decode_trap,
399 &decode_stb, &decode_illegal, &decode_sth, &decode_illegal,
400 &decode_st, &decode_unlock, &decode_st_plus, &decode_st_minus,
401 &decode_ldb, &decode_ldub, &decode_ldh, &decode_lduh,
402 &decode_ld, &decode_lock, &decode_ld_plus, &decode_illegal,
403 &decode_mulhi_a, &decode_mullo_a, &decode_illegal, &decode_illegal,
404 &decode_machi_a, &decode_maclo_a, &decode_illegal, &decode_illegal,
405 &decode_mulhi_a, &decode_mullo_a, &decode_illegal, &decode_illegal,
406 &decode_machi_a, &decode_maclo_a, &decode_illegal, &decode_illegal,
407 &decode_addi, &decode_addi, &decode_addi, &decode_addi,
408 &decode_addi, &decode_addi, &decode_addi, &decode_addi,
409 &decode_addi, &decode_addi, &decode_addi, &decode_addi,
410 &decode_addi, &decode_addi, &decode_addi, &decode_addi,
411 &decode_srli, &decode_srli, &decode_srai, &decode_srai,
412 &decode_slli, &decode_slli, &decode_illegal, 0,
413 &decode_rach_a, &decode_rac_a, &decode_mulwu1, &decode_macwu1,
414 &decode_machl1, &decode_msblo, &decode_sadd, 0,
415 &decode_ldi8, &decode_ldi8, &decode_ldi8, &decode_ldi8,
416 &decode_ldi8, &decode_ldi8, &decode_ldi8, &decode_ldi8,
417 &decode_ldi8, &decode_ldi8, &decode_ldi8, &decode_ldi8,
418 &decode_ldi8, &decode_ldi8, &decode_ldi8, &decode_ldi8,
419 0, 0, 0, 0,
420 0, 0, 0, 0,
421 0, 0, 0, 0,
422 0, 0, 0, 0,
423 0, &decode_illegal, &decode_illegal, &decode_illegal,
424 &decode_cmpi, &decode_cmpui, &decode_illegal, &decode_illegal,
425 &decode_addv3, &decode_illegal, &decode_add3, &decode_illegal,
426 &decode_and3, &decode_xor3, &decode_or3, &decode_illegal,
427 &decode_div, &decode_divu, &decode_rem, &decode_remu,
428 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
429 &decode_srl3, &decode_illegal, &decode_sra3, &decode_illegal,
430 &decode_sll3, &decode_illegal, &decode_illegal, &decode_ldi16,
431 &decode_stb_d, &decode_illegal, &decode_sth_d, &decode_illegal,
432 &decode_st_d, &decode_illegal, &decode_illegal, &decode_illegal,
433 &decode_ldb_d, &decode_ldub_d, &decode_ldh_d, &decode_lduh_d,
434 &decode_ld_d, &decode_illegal, &decode_illegal, &decode_illegal,
435 &decode_beq, &decode_bne, &decode_illegal, &decode_illegal,
436 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
437 &decode_beqz, &decode_bnez, &decode_bltz, &decode_bgez,
438 &decode_blez, &decode_bgtz, &decode_illegal, &decode_illegal,
439 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
440 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
441 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
442 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
443 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
444 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
445 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
446 &decode_seth, &decode_illegal, &decode_illegal, &decode_illegal,
447 &decode_ld24, &decode_ld24, &decode_ld24, &decode_ld24,
448 &decode_ld24, &decode_ld24, &decode_ld24, &decode_ld24,
449 &decode_ld24, &decode_ld24, &decode_ld24, &decode_ld24,
450 &decode_ld24, &decode_ld24, &decode_ld24, &decode_ld24,
451 0, 0, 0, 0,
452 0, 0, 0, 0,
453 0, 0, 0, 0,
454 0, 0, 0, 0,
455 };
456 unsigned int val;
457 val = (((insn >> 8) & (15 << 4)) | ((insn >> 4) & (15 << 0)));
458 DECODE_SWITCH (0, val)
459 {
460 CASE (0, 7) :
461 {
462 static DECODE *insns[16] = {
463 &decode_cmpz, &decode_illegal, &decode_illegal, &decode_pcmpbz,
464 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
465 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
466 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
467 };
468 unsigned int val = (((insn >> 8) & (15 << 0)));
469 return insns[val];
470 }
471 CASE (0, 28) :
472 {
473 static DECODE *insns[16] = {
474 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
475 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
476 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
477 &decode_jc, &decode_jnc, &decode_jl, &decode_jmp,
478 };
479 unsigned int val = (((insn >> 8) & (15 << 0)));
480 return insns[val];
481 }
482 CASE (0, 87) :
483 {
484 static DECODE *insns[4] = {
485 &decode_mvtachi_a, &decode_mvtaclo_a, &decode_illegal, &decode_illegal,
486 };
487 unsigned int val = (((insn >> 0) & (3 << 0)));
488 return insns[val];
489 }
490 CASE (0, 95) :
491 {
492 static DECODE *insns[4] = {
493 &decode_mvfachi_a, &decode_mvfaclo_a, &decode_mvfacmi_a, &decode_illegal,
494 };
495 unsigned int val = (((insn >> 0) & (3 << 0)));
496 return insns[val];
497 }
498 CASE (0, 112) :
499 {
500 static DECODE *insns[16] = {
501 &decode_nop, &decode_illegal, &decode_illegal, &decode_illegal,
502 &decode_sc, &decode_snc, &decode_illegal, &decode_illegal,
503 &decode_bcl8, &decode_bncl8, &decode_illegal, &decode_illegal,
504 &decode_bc8, &decode_bnc8, &decode_bl8, &decode_bra8,
505 };
506 unsigned int val = (((insn >> 8) & (15 << 0)));
507 return insns[val];
508 }
509 CASE (0, 113) : /* fall through */
510 CASE (0, 114) : /* fall through */
511 CASE (0, 115) : /* fall through */
512 CASE (0, 116) : /* fall through */
513 CASE (0, 117) : /* fall through */
514 CASE (0, 118) : /* fall through */
515 CASE (0, 119) : /* fall through */
516 CASE (0, 120) : /* fall through */
517 CASE (0, 121) : /* fall through */
518 CASE (0, 122) : /* fall through */
519 CASE (0, 123) : /* fall through */
520 CASE (0, 124) : /* fall through */
521 CASE (0, 125) : /* fall through */
522 CASE (0, 126) : /* fall through */
523 CASE (0, 127) :
524 {
525 static DECODE *insns[16] = {
526 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
527 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
528 &decode_bcl8, &decode_bncl8, &decode_illegal, &decode_illegal,
529 &decode_bc8, &decode_bnc8, &decode_bl8, &decode_bra8,
530 };
531 unsigned int val = (((insn >> 8) & (15 << 0)));
532 return insns[val];
533 }
534 CASE (0, 128) :
535 {
536#ifdef __GNUC__
537 static void *labels_0_128[16] = {
538 && case_0_128_0, && default_0_128, && default_0_128, && default_0_128,
539 && default_0_128, && default_0_128, && default_0_128, && default_0_128,
540 && default_0_128, && default_0_128, && default_0_128, && default_0_128,
541 && default_0_128, && default_0_128, && default_0_128, && default_0_128,
542 };
543#endif
544 static DECODE *insns[16] = {
545 0, &decode_illegal, &decode_illegal, &decode_illegal,
546 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
547 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
548 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
549 };
550 unsigned int val;
551 /* Must fetch more bits. */
552 insn = GETIMEMUHI (current_cpu, CPU (h_pc) + 2);
553 val = (((insn >> 12) & (15 << 0)));
554 DECODE_SWITCH (0_128, val)
555 {
556 CASE (0_128, 0) :
557 {
558 static DECODE *insns[16] = {
559 &decode_sat, &decode_satb, &decode_sath, &decode_illegal,
560 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
561 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
562 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
563 };
564 unsigned int val = (((insn >> 8) & (15 << 0)));
565 return insns[val];
566 }
567 DEFAULT (0_128) : return insns[val];
568 }
569 ENDSWITCH (0_128)
570 }
571 CASE (0, 240) : /* fall through */
572 CASE (0, 241) : /* fall through */
573 CASE (0, 242) : /* fall through */
574 CASE (0, 243) : /* fall through */
575 CASE (0, 244) : /* fall through */
576 CASE (0, 245) : /* fall through */
577 CASE (0, 246) : /* fall through */
578 CASE (0, 247) : /* fall through */
579 CASE (0, 248) : /* fall through */
580 CASE (0, 249) : /* fall through */
581 CASE (0, 250) : /* fall through */
582 CASE (0, 251) : /* fall through */
583 CASE (0, 252) : /* fall through */
584 CASE (0, 253) : /* fall through */
585 CASE (0, 254) : /* fall through */
586 CASE (0, 255) :
587 {
588 static DECODE *insns[16] = {
589 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
590 &decode_illegal, &decode_illegal, &decode_illegal, &decode_illegal,
591 &decode_bcl24, &decode_bncl24, &decode_illegal, &decode_illegal,
592 &decode_bc24, &decode_bnc24, &decode_bl24, &decode_bra24,
593 };
594 unsigned int val = (((insn >> 8) & (15 << 0)));
595 return insns[val];
596 }
597 DEFAULT (0) : return insns[val];
598 }
599 ENDSWITCH (0)
600 }
601}
A mirror of the official binutils-gdb repository