]>
Commit | Line | Data |
---|---|---|
f95251f0 JL |
1 | Tue Jan 21 15:03:04 1997 Jeffrey A Law (law@cygnus.com) |
2 | ||
3 | * simops.c: Undo last change to "rol" and "ror", original code | |
4 | was correct! | |
5 | ||
b4b290a0 JL |
6 | Thu Jan 16 11:28:14 1997 Jeffrey A Law (law@cygnus.com) |
7 | ||
8 | * simops.c: Fix "rol" and "ror". | |
9 | ||
10 | Wed Jan 15 06:45:58 1997 Jeffrey A Law (law@cygnus.com) | |
11 | ||
12 | * simops.c: Fix typo in last change. | |
13 | ||
2da0bc1b JL |
14 | Mon Jan 13 13:22:35 1997 Jeffrey A Law (law@cygnus.com) |
15 | ||
16 | * simops.c: Use REG macros in few places not using them yet. | |
17 | ||
bbd17062 JL |
18 | Mon Jan 6 16:21:19 1997 Jeffrey A Law (law@cygnus.com) |
19 | ||
20 | * mn10300_sim.h (struct _state): Fix number of registers! | |
21 | ||
b774c0e4 JL |
22 | Tue Dec 31 16:20:41 1996 Jeffrey A Law (law@cygnus.com) |
23 | ||
24 | * mn10300_sim.h (struct _state): Put all registers into a single | |
25 | array to make gdb implementation easier. | |
26 | (REG_*): Add definitions for all registers in the state array. | |
27 | (SEXT32, SEXT40, SEXT44, SEXT60): Remove unused macros. | |
28 | * simops.c: Related changes. | |
29 | ||
d657034d JL |
30 | Wed Dec 18 10:10:45 1996 Jeffrey A Law (law@cygnus.com) |
31 | ||
32 | * interp.c (sim_resume): Handle 0xff as a single byte insn. | |
33 | ||
34 | * simops.c: Fix overflow computation for "add" and "inc" | |
35 | instructions. | |
36 | ||
16d2e2b6 JL |
37 | Mon Dec 16 10:03:52 1996 Jeffrey A Law (law@cygnus.com) |
38 | ||
093e9a32 JL |
39 | * simops.c: Handle "break" instruction. |
40 | ||
16d2e2b6 JL |
41 | * simops.c: Fix restoring the PC for "ret" and "retf" instructions. |
42 | ||
43 | Wed Dec 11 09:53:10 1996 Jeffrey A Law (law@cygnus.com) | |
44 | ||
45 | * gencode.c (write_opcodes): Also write out the format of the | |
46 | opcode. | |
47 | * mn10300_sim.h (simops): Add "format" field. | |
48 | * interp.c (sim_resume): Deal with endianness issues here. | |
49 | ||
95d18eb7 JL |
50 | Tue Dec 10 15:05:37 1996 Jeffrey A Law (law@cygnus.com) |
51 | ||
52 | * simops.c (REG0_4): Define. | |
53 | Use REG0_4 for indexed loads/stores. | |
54 | ||
2e8f4133 JL |
55 | Sat Dec 7 09:50:28 1996 Jeffrey A Law (law@cygnus.com) |
56 | ||
57 | * simops.c (REG0_16): Fix typo. | |
58 | ||
d2523010 JL |
59 | Fri Dec 6 14:13:34 1996 Jeffrey A Law (law@cygnus.com) |
60 | ||
b2f7a7e5 JL |
61 | * simops.c: Call abort for any instruction that's not currently |
62 | simulated. | |
63 | ||
9f4a551e JL |
64 | * simops.c: Define accessor macros to extract register |
65 | values from instructions. Use them consistently. | |
66 | ||
7c52bf32 JL |
67 | * interp.c: Delete unused global variable "OP". |
68 | (sim_resume): Remove unused variable "opcode". | |
69 | * simops.c: Fix some uninitialized variable problems, add | |
70 | parens to fix various -Wall warnings. | |
71 | ||
d2523010 JL |
72 | * gencode.c (write_header): Add "insn" and "extension" arguments |
73 | to the OP_* declarations. | |
74 | (write_template): Similarly for function templates. | |
75 | * interp.c (insn, extension): Remove global variables. Instead | |
76 | pass them as arguments to the OP_* functions. | |
77 | * mn10300_sim.h: Remove decls for "insn" and "extension". | |
78 | * simops.c (OP_*): Accept "insn" and "extension" as arguments | |
79 | instead of using globals. | |
80 | ||
4d8ced6c JL |
81 | Thu Dec 5 22:26:31 1996 Jeffrey A Law (law@cygnus.com) |
82 | ||
e5a7a537 JL |
83 | * simops.c: Fix typos in "mov am,(d16,an)" and "mov am,(d32,an)" |
84 | ||
4d8ced6c JL |
85 | * simops.c: Fix thinkos in last change to "inc dn". |
86 | ||
61ecca95 JL |
87 | Wed Dec 4 10:57:53 1996 Jeffrey A Law (law@cygnus.com) |
88 | ||
89 | * simops.c: "add imm,sp" does not effect the condition codes. | |
90 | "inc dn" does effect the condition codes. | |
91 | ||
e4e13022 JL |
92 | Tue Dec 3 17:37:45 1996 Jeffrey A Law (law@cygnus.com) |
93 | ||
94 | * simops.c: Treat both operands as signed values for | |
95 | "div" instruction. | |
96 | ||
97 | * simops.c: Fix simulation of division instructions. | |
98 | Fix typos/thinkos in several "cmp" and "sub" instructions. | |
99 | ||
fcfaf40d JL |
100 | Mon Dec 2 12:31:40 1996 Jeffrey A Law (law@cygnus.com) |
101 | ||
e4e13022 JL |
102 | * simops.c: Fix carry bit handling in "sub" and "cmp" |
103 | instructions. | |
104 | ||
fcfaf40d JL |
105 | * simops.c: Fix "mov imm8,an" and "mov imm16,dn". |
106 | ||
6db7fc49 JL |
107 | Sun Dec 1 16:05:42 1996 Jeffrey A Law (law@cygnus.com) |
108 | ||
b7b89deb JL |
109 | * simops.c: Fix overflow computation for many instructions. |
110 | ||
e5a7a537 | 111 | * simops.c: Fix "mov dm, an", "movbu dm, (an)", and "movhu dm, (an)". |
af388638 | 112 | |
c8f0171f JL |
113 | * simops.c: Fix "mov am, dn". |
114 | ||
6db7fc49 JL |
115 | * simops.c: Fix more bugs in "add imm,an" and |
116 | "add imm,dn". | |
117 | ||
f5f13c1d JL |
118 | Wed Nov 27 09:20:42 1996 Jeffrey A Law (law@cygnus.com) |
119 | ||
6e7a01c1 JL |
120 | * simops.c: Fix bugs in "movm" and "add imm,an". |
121 | ||
3bb3fe44 JL |
122 | * simops.c: Don't lose the upper 24 bits of the return |
123 | pointer in "call" and "calls" instructions. Rough cut | |
124 | at emulated system calls. | |
125 | ||
de0dce7c JL |
126 | * simops.c: Implement the remaining 5, 6 and 7 byte instructions. |
127 | ||
ecb4b5a3 JL |
128 | * simops.c: Implement remaining 4 byte instructions. |
129 | ||
130 | * simops.c: Implement remaining 3 byte instructions. | |
2e35551c | 131 | |
f5f13c1d JL |
132 | * simops.c: Implement remaining 2 byte instructions. Call |
133 | abort for instructions we're not implementing now. | |
134 | ||
73e65298 JL |
135 | Tue Nov 26 15:43:41 1996 Jeffrey A Law (law@cygnus.com) |
136 | ||
707641f6 JL |
137 | * simops.c: Implement lots of random instructions. |
138 | ||
1f3bea21 JL |
139 | * simops.c: Implement "movm" and "bCC" insns. |
140 | ||
92284aaa JL |
141 | * mn10300_sim.h (_state): Add another register (MDR). |
142 | (REG_MDR): Define. | |
143 | * simops.c: Implement "cmp", "calls", "rets", "jmp" and | |
144 | a few additional random insns. | |
145 | ||
73e65298 JL |
146 | * mn10300_sim.h (PSW_*): Define for CC status tracking. |
147 | (REG_D0, REG_A0, REG_SP): Define. | |
148 | * simops.c: Implement "add", "addc" and a few other random | |
149 | instructions. | |
b5f831ac JL |
150 | |
151 | * gencode.c, interp.c: Snapshot current simulator code. | |
152 | ||
05ccbdfd JL |
153 | Mon Nov 25 12:46:38 1996 Jeffrey A Law (law@cygnus.com) |
154 | ||
155 | * Makefile.in, config.in, configure, configure.in: New files. | |
156 | * gencode.c, interp.c, mn10300_sim.h, simops.c: New files. | |
157 |