]>
Commit | Line | Data |
---|---|---|
c906108c SS |
1 | # fr30 testcase for extuh $Ri |
2 | # mach(): fr30 | |
3 | ||
4 | .include "testutils.inc" | |
5 | ||
6 | START | |
7 | ||
8 | .text | |
9 | .global extuh | |
10 | extuh: | |
11 | ; Test extuh $Ri | |
12 | mvi_h_gr 0,r7 | |
13 | set_cc 0x0f ; Condition codes are irrelevent | |
14 | extuh r7 | |
15 | test_cc 1 1 1 1 | |
16 | test_h_gr 0,r7 | |
17 | ||
18 | mvi_h_gr 0x7f,r7 | |
19 | set_cc 0x0e ; Condition codes are irrelevent | |
20 | extuh r7 | |
21 | test_cc 1 1 1 0 | |
22 | test_h_gr 0x7f,r7 | |
23 | ||
24 | mvi_h_gr 0x80,r7 | |
25 | set_cc 0x0d ; Condition codes are irrelevent | |
26 | extuh r7 | |
27 | test_cc 1 1 0 1 | |
28 | test_h_gr 0x80,r7 | |
29 | ||
30 | mvi_h_gr 0x7fff,r7 | |
31 | set_cc 0x0e ; Condition codes are irrelevent | |
32 | extuh r7 | |
33 | test_cc 1 1 1 0 | |
34 | test_h_gr 0x7fff,r7 | |
35 | ||
36 | mvi_h_gr 0x8000,r7 | |
37 | set_cc 0x0d ; Condition codes are irrelevent | |
38 | extuh r7 | |
39 | test_cc 1 1 0 1 | |
40 | test_h_gr 0x8000,r7 | |
41 | ||
42 | mvi_h_gr 0xffff7fff,r7 | |
43 | set_cc 0x0c ; Condition codes are irrelevent | |
44 | extuh r7 | |
45 | test_cc 1 1 0 0 | |
46 | test_h_gr 0x7fff,r7 | |
47 | ||
48 | mvi_h_gr 0xffff8000,r7 | |
49 | set_cc 0x0b ; Condition codes are irrelevent | |
50 | extuh r7 | |
51 | test_cc 1 0 1 1 | |
52 | test_h_gr 0x8000,r7 | |
53 | ||
54 | pass |