]> git.ipfire.org Git - thirdparty/glibc.git/blame - sysdeps/mips/bits/fenv.h
Update copyright dates with scripts/update-copyrights
[thirdparty/glibc.git] / sysdeps / mips / bits / fenv.h
CommitLineData
2b778ceb 1/* Copyright (C) 1998-2021 Free Software Foundation, Inc.
ea0499d2
UD
2 This file is part of the GNU C Library.
3
4 The GNU C Library is free software; you can redistribute it and/or
3214b89b
AJ
5 modify it under the terms of the GNU Lesser General Public
6 License as published by the Free Software Foundation; either
7 version 2.1 of the License, or (at your option) any later version.
ea0499d2
UD
8
9 The GNU C Library is distributed in the hope that it will be useful,
10 but WITHOUT ANY WARRANTY; without even the implied warranty of
11 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
3214b89b 12 Lesser General Public License for more details.
ea0499d2 13
3214b89b 14 You should have received a copy of the GNU Lesser General Public
ab84e3ff 15 License along with the GNU C Library. If not, see
5a82c748 16 <https://www.gnu.org/licenses/>. */
ea0499d2
UD
17
18#ifndef _FENV_H
19# error "Never use <bits/fenv.h> directly; include <fenv.h> instead."
20#endif
21
22
506d7fb1
JM
23#ifdef __mips_hard_float
24
ea0499d2
UD
25/* Define bits representing the exception. We use the bit positions
26 of the appropriate bits in the FPU control word. */
27enum
28 {
fbeafede 29 FE_INEXACT =
506d7fb1 30# define FE_INEXACT 0x04
fbeafede
JM
31 FE_INEXACT,
32 FE_UNDERFLOW =
506d7fb1 33# define FE_UNDERFLOW 0x08
fbeafede
JM
34 FE_UNDERFLOW,
35 FE_OVERFLOW =
506d7fb1 36# define FE_OVERFLOW 0x10
fbeafede
JM
37 FE_OVERFLOW,
38 FE_DIVBYZERO =
506d7fb1 39# define FE_DIVBYZERO 0x20
fbeafede
JM
40 FE_DIVBYZERO,
41 FE_INVALID =
506d7fb1 42# define FE_INVALID 0x40
fbeafede 43 FE_INVALID,
ea0499d2
UD
44 };
45
506d7fb1 46# define FE_ALL_EXCEPT \
ea0499d2
UD
47 (FE_INEXACT | FE_DIVBYZERO | FE_UNDERFLOW | FE_OVERFLOW | FE_INVALID)
48
49/* The MIPS FPU supports all of the four defined rounding modes. We
50 use again the bit positions in the FPU control word as the values
51 for the appropriate macros. */
52enum
53 {
fbeafede 54 FE_TONEAREST =
506d7fb1 55# define FE_TONEAREST 0x0
fbeafede
JM
56 FE_TONEAREST,
57 FE_TOWARDZERO =
506d7fb1 58# define FE_TOWARDZERO 0x1
fbeafede
JM
59 FE_TOWARDZERO,
60 FE_UPWARD =
506d7fb1 61# define FE_UPWARD 0x2
fbeafede
JM
62 FE_UPWARD,
63 FE_DOWNWARD =
506d7fb1 64# define FE_DOWNWARD 0x3
fbeafede 65 FE_DOWNWARD
ea0499d2
UD
66 };
67
506d7fb1
JM
68#else
69
70/* In the soft-float case, only rounding to nearest is supported, with
71 no exceptions. */
72
73enum
74 {
75 __FE_UNDEFINED = -1,
76
77 FE_TONEAREST =
78# define FE_TONEAREST 0x0
79 FE_TONEAREST
80 };
81
82# define FE_ALL_EXCEPT 0
83
84#endif
85
ea0499d2
UD
86
87/* Type representing exception flags. */
88typedef unsigned short int fexcept_t;
89
90
91/* Type representing floating-point environment. This function corresponds
92 to the layout of the block written by the `fstenv'. */
93typedef struct
94 {
d3cbb980 95 unsigned int __fp_control_register;
ea0499d2
UD
96 }
97fenv_t;
98
99/* If the default argument is used we use this value. */
7b966fcb 100#define FE_DFL_ENV ((const fenv_t *) -1)
8ebc36ad 101
506d7fb1 102#if defined __USE_GNU && defined __mips_hard_float
8ebc36ad 103/* Floating-point environment where none of the exception is masked. */
7b966fcb 104# define FE_NOMASK_ENV ((const fenv_t *) -2)
8ebc36ad 105#endif
ec94343f 106
0175c9e9 107#if __GLIBC_USE (IEC_60559_BFP_EXT_C2X)
ec94343f
JM
108/* Type representing floating-point control modes. */
109typedef unsigned int femode_t;
110
111/* Default floating-point control modes. */
112# define FE_DFL_MODE ((const femode_t *) -1L)
113#endif