]> git.ipfire.org Git - thirdparty/glibc.git/blame - sysdeps/unix/sysv/linux/s390/s390-32/setcontext.S
Update copyright dates with scripts/update-copyrights
[thirdparty/glibc.git] / sysdeps / unix / sysv / linux / s390 / s390-32 / setcontext.S
CommitLineData
2b778ceb 1/* Copyright (C) 2001-2021 Free Software Foundation, Inc.
816fc1ed
UD
2 This file is part of the GNU C Library.
3 Contributed by Martin Schwidefsky (schwidefsky@de.ibm.com).
4
5 The GNU C Library is free software; you can redistribute it and/or
41bdb6e2
AJ
6 modify it under the terms of the GNU Lesser General Public
7 License as published by the Free Software Foundation; either
8 version 2.1 of the License, or (at your option) any later version.
816fc1ed
UD
9
10 The GNU C Library is distributed in the hope that it will be useful,
11 but WITHOUT ANY WARRANTY; without even the implied warranty of
12 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
41bdb6e2 13 Lesser General Public License for more details.
816fc1ed 14
41bdb6e2 15 You should have received a copy of the GNU Lesser General Public
59ba27a6 16 License along with the GNU C Library; if not, see
5a82c748 17 <https://www.gnu.org/licenses/>. */
816fc1ed
UD
18
19#include <sysdep.h>
20#include <features.h>
21
22#include "ucontext_i.h"
23
24/* __setcontext (const ucontext_t *ucp)
25
26 Restores the machine context in UCP and thereby resumes execution
27 in that context.
28
29 This implementation is intended to be used for *synchronous* context
30 switches only. Therefore, it does not have to restore anything
31 other than the PRESERVED state. */
32
33ENTRY(__setcontext)
c3e94a95 34 lr %r1,%r2
816fc1ed 35
05d138ef 36 /* rt_sigprocmask (SIG_SETMASK, &sc->sc_mask, NULL, sigsetsize). */
2e807f29 37 la %r2,SIG_SETMASK
c3e94a95 38 la %r3,SC_MASK(%r1)
816fc1ed 39 slr %r4,%r4
c3e94a95 40 lhi %r5,_NSIG8
816fc1ed
UD
41 svc SYS_ify(rt_sigprocmask)
42
43 /* Load fpu context. */
c3e94a95
AK
44 lfpc SC_FPC(%r1)
45 ld %f0,SC_FPRS(%r1)
46 ld %f1,SC_FPRS+8(%r1)
47 ld %f2,SC_FPRS+16(%r1)
48 ld %f3,SC_FPRS+24(%r1)
49 ld %f4,SC_FPRS+32(%r1)
50 ld %f5,SC_FPRS+40(%r1)
51 ld %f6,SC_FPRS+48(%r1)
52 ld %f7,SC_FPRS+56(%r1)
53 ld %f8,SC_FPRS+64(%r1)
54 ld %f9,SC_FPRS+72(%r1)
55 ld %f10,SC_FPRS+80(%r1)
56 ld %f11,SC_FPRS+88(%r1)
57 ld %f12,SC_FPRS+96(%r1)
58 ld %f13,SC_FPRS+104(%r1)
59 ld %f14,SC_FPRS+112(%r1)
60 ld %f15,SC_FPRS+120(%r1)
9c84384c 61
8e294940 62 /* Don't touch %a0, used for thread purposes. */
c3e94a95 63 lam %a1,%a15,SC_ACRS+4(%r1)
8e294940 64
816fc1ed 65 /* Load general purpose registers. */
2f438e20 66 lm %r0,%r15,SC_GPRS(%r1)
816fc1ed 67
58f46c79 68 /* Return. */
816fc1ed
UD
69 br %r14
70END(__setcontext)
71
1ab18a5b 72weak_alias (__setcontext, setcontext)