]> git.ipfire.org Git - people/ms/u-boot.git/blob - arch/arm/include/asm/arch-omap4/sys_proto.h
ARM: OMAP3+: Detect reset type
[people/ms/u-boot.git] / arch / arm / include / asm / arch-omap4 / sys_proto.h
1 /*
2 * (C) Copyright 2010
3 * Texas Instruments, <www.ti.com>
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License as
7 * published by the Free Software Foundation; either version 2 of
8 * the License, or (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
18 * MA 02111-1307 USA
19 */
20
21 #ifndef _SYS_PROTO_H_
22 #define _SYS_PROTO_H_
23
24 #include <asm/arch/omap.h>
25 #include <asm/arch/clocks.h>
26 #include <asm/io.h>
27 #include <asm/omap_common.h>
28 #include <asm/arch/mux_omap4.h>
29
30 struct omap_sysinfo {
31 char *board_string;
32 };
33 extern const struct omap_sysinfo sysinfo;
34
35 void gpmc_init(void);
36 void watchdog_init(void);
37 u32 get_device_type(void);
38 void do_set_mux(u32 base, struct pad_conf_entry const *array, int size);
39 void set_muxconf_regs_essential(void);
40 void set_muxconf_regs_non_essential(void);
41 void sr32(void *, u32, u32, u32);
42 u32 wait_on_value(u32, u32, void *, u32);
43 void sdelay(unsigned long);
44 void set_pl310_ctrl_reg(u32 val);
45 void omap_rev_string(void);
46 void setup_clocks_for_console(void);
47 void prcm_init(void);
48 void bypass_dpll(u32 *const base);
49 void freq_update_core(void);
50 u32 get_sys_clk_freq(void);
51 u32 omap4_ddr_clk(void);
52 void cancel_out(u32 *num, u32 *den, u32 den_limit);
53 void sdram_init(void);
54 u32 omap_sdram_size(void);
55 u32 cortex_rev(void);
56 void init_omap_revision(void);
57 void do_io_settings(void);
58 void omap_vc_init(u16 speed_khz);
59 int omap_vc_bypass_send_value(u8 sa, u8 reg_addr, u8 reg_data);
60 u32 warm_reset(void);
61 /*
62 * This is used to verify if the configuration header
63 * was executed by Romcode prior to control of transfer
64 * to the bootloader. SPL is responsible for saving and
65 * passing this to the u-boot.
66 */
67 extern struct omap_boot_parameters boot_params;
68
69 static inline u32 running_from_sdram(void)
70 {
71 u32 pc;
72 asm volatile ("mov %0, pc" : "=r" (pc));
73 return ((pc >= OMAP44XX_DRAM_ADDR_SPACE_START) &&
74 (pc < OMAP44XX_DRAM_ADDR_SPACE_END));
75 }
76
77 static inline u8 uboot_loaded_by_spl(void)
78 {
79 /*
80 * u-boot can be running from sdram either because of configuration
81 * Header or by SPL. If because of CH, then the romcode sets the
82 * CHSETTINGS executed bit to true in the boot parameter structure that
83 * it passes to the bootloader.This parameter is stored in the ch_flags
84 * variable by both SPL and u-boot.Check out for CHSETTINGS, which is a
85 * mandatory section if CH is present.
86 */
87 if ((boot_params.ch_flags) & (CH_FLAGS_CHSETTINGS))
88 return 0;
89 else
90 return running_from_sdram();
91 }
92 /*
93 * The basic hardware init of OMAP(s_init()) can happen in 4
94 * different contexts:
95 * 1. SPL running from SRAM
96 * 2. U-Boot running from FLASH
97 * 3. Non-XIP U-Boot loaded to SDRAM by SPL
98 * 4. Non-XIP U-Boot loaded to SDRAM by ROM code using the
99 * Configuration Header feature
100 *
101 * This function finds this context.
102 * Defining as inline may help in compiling out unused functions in SPL
103 */
104 static inline u32 omap_hw_init_context(void)
105 {
106 #ifdef CONFIG_SPL_BUILD
107 return OMAP_INIT_CONTEXT_SPL;
108 #else
109 if (uboot_loaded_by_spl())
110 return OMAP_INIT_CONTEXT_UBOOT_AFTER_SPL;
111 else if (running_from_sdram())
112 return OMAP_INIT_CONTEXT_UBOOT_AFTER_CH;
113 else
114 return OMAP_INIT_CONTEXT_UBOOT_FROM_NOR;
115 #endif
116 }
117
118 #endif