]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blob - gas/config/tc-a29k.c
read.c (s_align_bytes): Properly record alignment.
[thirdparty/binutils-gdb.git] / gas / config / tc-a29k.c
1 /* tc-a29k.c -- Assemble for the AMD 29000.
2 Copyright (C) 1989, 1990, 1991, 1992 Free Software Foundation, Inc.
3
4 This file is part of GAS, the GNU Assembler.
5
6 GAS is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 2, or (at your option)
9 any later version.
10
11 GAS is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with GAS; see the file COPYING. If not, write to
18 the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. */
19
20 /* John Gilmore has reorganized this module somewhat, to make it easier
21 to convert it to new machines' assemblers as desired. There was too
22 much bloody rewriting required before. There still probably is. */
23
24 #include "ctype.h"
25 #include "as.h"
26
27 #include "opcode/a29k.h"
28
29 /* Make it easier to clone this machine desc into another one. */
30 #define machine_opcode a29k_opcode
31 #define machine_opcodes a29k_opcodes
32 #define machine_ip a29k_ip
33 #define machine_it a29k_it
34
35 const relax_typeS md_relax_table[] =
36 {0};
37
38 #define IMMEDIATE_BIT 0x01000000 /* Turns RB into Immediate */
39 #define ABSOLUTE_BIT 0x01000000 /* Turns PC-relative to Absolute */
40 #define CE_BIT 0x00800000 /* Coprocessor enable in LOAD */
41 #define UI_BIT 0x00000080 /* Unsigned integer in CONVERT */
42
43 /* handle of the OPCODE hash table */
44 static struct hash_control *op_hash = NULL;
45
46 struct machine_it
47 {
48 char *error;
49 unsigned long opcode;
50 struct nlist *nlistp;
51 expressionS exp;
52 int pcrel;
53 int reloc_offset; /* Offset of reloc within insn */
54
55 int reloc;
56
57
58 }
59
60 the_insn;
61
62 #if __STDC__ == 1
63
64 /* static int getExpression(char *str); */
65 static void machine_ip (char *str);
66 /* static void print_insn(struct machine_it *insn); */
67 static void s_data1 (void);
68 static void s_use (void);
69
70 #else /* not __STDC__ */
71
72 /* static int getExpression(); */
73 static void machine_ip ();
74 /* static void print_insn(); */
75 static void s_data1 ();
76 static void s_use ();
77
78 #endif /* not __STDC__ */
79
80 const pseudo_typeS
81 md_pseudo_table[] =
82 {
83 {"align", s_align_bytes, 4},
84 {"block", s_space, 0},
85 {"cputype", s_ignore, 0}, /* CPU as 29000 or 29050 */
86 {"reg", s_lsym, 0}, /* Register equate, same as equ */
87 {"space", s_ignore, 0}, /* Listing control */
88 {"sect", s_ignore, 0}, /* Creation of coff sections */
89 #ifndef OBJ_COFF
90 /* We can do this right with coff */
91 {"use", s_use, 0},
92 #endif
93 {"word", cons, 4},
94 {NULL, 0, 0},
95 };
96
97 int md_short_jump_size = 4;
98 int md_long_jump_size = 4;
99 #if defined(BFD_HEADERS)
100 #ifdef RELSZ
101 const int md_reloc_size = RELSZ; /* Coff headers */
102 #else
103 const int md_reloc_size = 12; /* something else headers */
104 #endif
105 #else
106 const int md_reloc_size = 12; /* Not bfdized*/
107 #endif
108
109 /* This array holds the chars that always start a comment. If the
110 pre-processor is disabled, these aren't very useful */
111 const char comment_chars[] = ";";
112
113 /* This array holds the chars that only start a comment at the beginning of
114 a line. If the line seems to have the form '# 123 filename'
115 .line and .file directives will appear in the pre-processed output */
116 /* Note that input_file.c hand checks for '#' at the beginning of the
117 first line of the input file. This is because the compiler outputs
118 #NO_APP at the beginning of its output. */
119 /* Also note that comments like this one will always work */
120 const char line_comment_chars[] = "#";
121
122 /* We needed an unused char for line separation to work around the
123 lack of macros, using sed and such. */
124 const char line_separator_chars[] = "@";
125
126 /* Chars that can be used to separate mant from exp in floating point nums */
127 const char EXP_CHARS[] = "eE";
128
129 /* Chars that mean this number is a floating point constant */
130 /* As in 0f12.456 */
131 /* or 0d1.2345e12 */
132 const char FLT_CHARS[] = "rRsSfFdDxXpP";
133
134 /* Also be aware that MAXIMUM_NUMBER_OF_CHARS_FOR_FLOAT may have to be
135 changed in read.c . Ideally it shouldn't have to know about it at all,
136 but nothing is ideal around here.
137 */
138
139 static unsigned char octal[256];
140 #define isoctal(c) octal[c]
141 static unsigned char toHex[256];
142
143 /*
144 * anull bit - causes the branch delay slot instructions to not be executed
145 */
146 #define ANNUL (1 << 29)
147
148 static void
149 s_use ()
150 {
151
152 if (strncmp (input_line_pointer, ".text", 5) == 0)
153 {
154 input_line_pointer += 5;
155 s_text ();
156 return;
157 }
158 if (strncmp (input_line_pointer, ".data", 5) == 0)
159 {
160 input_line_pointer += 5;
161 s_data ();
162 return;
163 }
164 if (strncmp (input_line_pointer, ".data1", 6) == 0)
165 {
166 input_line_pointer += 6;
167 s_data1 ();
168 return;
169 }
170 /* Literals can't go in the text segment because you can't read
171 from instruction memory on some 29k's. So, into initialized data. */
172 if (strncmp (input_line_pointer, ".lit", 4) == 0)
173 {
174 input_line_pointer += 4;
175 subseg_new (SEG_DATA, 200);
176 demand_empty_rest_of_line ();
177 return;
178 }
179
180 as_bad ("Unknown segment type");
181 demand_empty_rest_of_line ();
182 return;
183 }
184
185 static void
186 s_data1 ()
187 {
188 subseg_new (SEG_DATA, 1);
189 demand_empty_rest_of_line ();
190 return;
191 }
192
193 /* Install symbol definition that maps REGNAME to REGNO.
194 FIXME-SOON: These are not recognized in mixed case. */
195
196 static void
197 insert_sreg (regname, regnum)
198 char *regname;
199 int regnum;
200 {
201 /* FIXME-SOON, put something in these syms so they won't be output to the symbol
202 table of the resulting object file. */
203
204 /* Must be large enough to hold the names of the special registers. */
205 char buf[80];
206 int i;
207
208 symbol_table_insert (symbol_new (regname, SEG_REGISTER, regnum, &zero_address_frag));
209 for (i = 0; regname[i]; i++)
210 buf[i] = islower (regname[i]) ? toupper (regname[i]) : regname[i];
211 buf[i] = '\0';
212
213 symbol_table_insert (symbol_new (buf, SEG_REGISTER, regnum, &zero_address_frag));
214 } /* insert_sreg() */
215
216 /* Install symbol definitions for assorted special registers.
217 See ASM29K Ref page 2-9. */
218
219 void
220 define_some_regs ()
221 {
222 #define SREG 256
223
224 /* Protected special-purpose register names */
225 insert_sreg ("vab", SREG + 0);
226 insert_sreg ("ops", SREG + 1);
227 insert_sreg ("cps", SREG + 2);
228 insert_sreg ("cfg", SREG + 3);
229 insert_sreg ("cha", SREG + 4);
230 insert_sreg ("chd", SREG + 5);
231 insert_sreg ("chc", SREG + 6);
232 insert_sreg ("rbp", SREG + 7);
233 insert_sreg ("tmc", SREG + 8);
234 insert_sreg ("tmr", SREG + 9);
235 insert_sreg ("pc0", SREG + 10);
236 insert_sreg ("pc1", SREG + 11);
237 insert_sreg ("pc2", SREG + 12);
238 insert_sreg ("mmu", SREG + 13);
239 insert_sreg ("lru", SREG + 14);
240
241 /* Additional protected special-purpose registers for the 29050 */
242 insert_sreg ("rsn", SREG + 15);
243 insert_sreg ("rma0", SREG + 16);
244 insert_sreg ("rmc0", SREG + 17);
245 insert_sreg ("rma1", SREG + 18);
246 insert_sreg ("rmc1", SREG + 19);
247 insert_sreg ("spc0", SREG + 20);
248 insert_sreg ("spc1", SREG + 21);
249 insert_sreg ("spc2", SREG + 22);
250 insert_sreg ("iba0", SREG + 23);
251 insert_sreg ("ibc0", SREG + 24);
252 insert_sreg ("iba1", SREG + 25);
253 insert_sreg ("ibc1", SREG + 26);
254
255 /* Unprotected special-purpose register names */
256 insert_sreg ("ipc", SREG + 128);
257 insert_sreg ("ipa", SREG + 129);
258 insert_sreg ("ipb", SREG + 130);
259 insert_sreg ("q", SREG + 131);
260 insert_sreg ("alu", SREG + 132);
261 insert_sreg ("bp", SREG + 133);
262 insert_sreg ("fc", SREG + 134);
263 insert_sreg ("cr", SREG + 135);
264 insert_sreg ("fpe", SREG + 160);
265 insert_sreg ("inte", SREG + 161);
266 insert_sreg ("fps", SREG + 162);
267 /* "", SREG+163); Reserved */
268 insert_sreg ("exop", SREG + 164);
269 } /* define_some_regs() */
270
271 /* This function is called once, at assembler startup time. It should
272 set up all the tables, etc. that the MD part of the assembler will need. */
273 void
274 md_begin ()
275 {
276 register char *retval = NULL;
277 int lose = 0;
278 register int skipnext = 0;
279 register unsigned int i;
280 register char *strend, *strend2;
281
282 /* Hash up all the opcodes for fast use later. */
283
284 op_hash = hash_new ();
285 if (op_hash == NULL)
286 as_fatal ("Virtual memory exhausted");
287
288 for (i = 0; i < num_opcodes; i++)
289 {
290 const char *name = machine_opcodes[i].name;
291
292 if (skipnext)
293 {
294 skipnext = 0;
295 continue;
296 }
297
298 /* Hack to avoid multiple opcode entries. We pre-locate all the
299 variations (b/i field and P/A field) and handle them. */
300
301 if (!strcmp (name, machine_opcodes[i + 1].name))
302 {
303 if ((machine_opcodes[i].opcode ^ machine_opcodes[i + 1].opcode)
304 != 0x01000000)
305 goto bad_table;
306 strend = machine_opcodes[i].args + strlen (machine_opcodes[i].args) - 1;
307 strend2 = machine_opcodes[i + 1].args + strlen (machine_opcodes[i + 1].args) - 1;
308 switch (*strend)
309 {
310 case 'b':
311 if (*strend2 != 'i')
312 goto bad_table;
313 break;
314 case 'i':
315 if (*strend2 != 'b')
316 goto bad_table;
317 break;
318 case 'P':
319 if (*strend2 != 'A')
320 goto bad_table;
321 break;
322 case 'A':
323 if (*strend2 != 'P')
324 goto bad_table;
325 break;
326 default:
327 bad_table:
328 fprintf (stderr, "internal error: can't handle opcode %s\n", name);
329 lose = 1;
330 }
331
332 /* OK, this is an i/b or A/P pair. We skip the higher-valued one,
333 and let the code for operand checking handle OR-ing in the bit. */
334 if (machine_opcodes[i].opcode & 1)
335 continue;
336 else
337 skipnext = 1;
338 }
339
340 retval = hash_insert (op_hash, name, &machine_opcodes[i]);
341 if (retval != NULL && *retval != '\0')
342 {
343 fprintf (stderr, "internal error: can't hash `%s': %s\n",
344 machine_opcodes[i].name, retval);
345 lose = 1;
346 }
347 }
348
349 if (lose)
350 as_fatal ("Broken assembler. No assembly attempted.");
351
352 for (i = '0'; i < '8'; ++i)
353 octal[i] = 1;
354 for (i = '0'; i <= '9'; ++i)
355 toHex[i] = i - '0';
356 for (i = 'a'; i <= 'f'; ++i)
357 toHex[i] = i + 10 - 'a';
358 for (i = 'A'; i <= 'F'; ++i)
359 toHex[i] = i + 10 - 'A';
360
361 define_some_regs ();
362 }
363
364 void
365 md_end ()
366 {
367 return;
368 }
369
370 /* Assemble a single instruction. Its label has already been handled
371 by the generic front end. We just parse opcode and operands, and
372 produce the bytes of data and relocation. */
373
374 void
375 md_assemble (str)
376 char *str;
377 {
378 char *toP;
379 /* !!!! int rsd; */
380
381 know (str);
382 machine_ip (str);
383 toP = frag_more (4);
384 /* put out the opcode */
385 md_number_to_chars (toP, the_insn.opcode, 4);
386
387 /* put out the symbol-dependent stuff */
388 if (the_insn.reloc != NO_RELOC)
389 {
390 fix_new (
391 frag_now, /* which frag */
392 (toP - frag_now->fr_literal + the_insn.reloc_offset), /* where */
393 4, /* size */
394 the_insn.exp.X_add_symbol,
395 the_insn.exp.X_subtract_symbol,
396 the_insn.exp.X_add_number,
397 the_insn.pcrel,
398 the_insn.reloc
399 );
400 }
401 }
402
403 char *
404 parse_operand (s, operandp)
405 char *s;
406 expressionS *operandp;
407 {
408 char *save = input_line_pointer;
409 char *new;
410 segT seg;
411
412 input_line_pointer = s;
413 seg = expr (0, operandp);
414 new = input_line_pointer;
415 input_line_pointer = save;
416
417 if (seg == SEG_ABSENT)
418 as_bad ("Missing operand");
419 return new;
420 }
421
422 /* Instruction parsing. Takes a string containing the opcode.
423 Operands are at input_line_pointer. Output is in the_insn.
424 Warnings or errors are generated. */
425
426 static void
427 machine_ip (str)
428 char *str;
429 {
430 char *s;
431 const char *args;
432 /* !!!! char c; */
433 /* !!!! unsigned long i; */
434 struct machine_opcode *insn;
435 char *argsStart;
436 unsigned long opcode;
437 /* !!!! unsigned int mask; */
438 expressionS the_operand;
439 expressionS *operand = &the_operand;
440 unsigned int reg;
441
442 /* Must handle `div0' opcode. */
443 s = str;
444 if (isalpha (*s))
445 for (; isalnum (*s); ++s)
446 if (isupper (*s))
447 *s = tolower (*s);
448
449 switch (*s)
450 {
451 case '\0':
452 break;
453
454 case ' ': /* FIXME-SOMEDAY more whitespace */
455 *s++ = '\0';
456 break;
457
458 default:
459 as_bad ("Unknown opcode: `%s'", str);
460 return;
461 }
462 if ((insn = (struct machine_opcode *) hash_find (op_hash, str)) == NULL)
463 {
464 as_bad ("Unknown opcode `%s'.", str);
465 return;
466 }
467 argsStart = s;
468 opcode = insn->opcode;
469 memset (&the_insn, '\0', sizeof (the_insn));
470 the_insn.reloc = NO_RELOC;
471
472 /*
473 * Build the opcode, checking as we go to make
474 * sure that the operands match.
475 *
476 * If an operand matches, we modify the_insn or opcode appropriately,
477 * and do a "continue". If an operand fails to match, we "break".
478 */
479 if (insn->args[0] != '\0')
480 s = parse_operand (s, operand); /* Prime the pump */
481
482 for (args = insn->args;; ++args)
483 {
484 switch (*args)
485 {
486
487 case '\0': /* end of args */
488 if (*s == '\0')
489 {
490 /* We are truly done. */
491 the_insn.opcode = opcode;
492 return;
493 }
494 as_bad ("Too many operands: %s", s);
495 break;
496
497 case ',': /* Must match a comma */
498 if (*s++ == ',')
499 {
500 s = parse_operand (s, operand); /* Parse next opnd */
501 continue;
502 }
503 break;
504
505 case 'v': /* Trap numbers (immediate field) */
506 if (operand->X_seg == SEG_ABSOLUTE)
507 {
508 if (operand->X_add_number < 256)
509 {
510 opcode |= (operand->X_add_number << 16);
511 continue;
512 }
513 else
514 {
515 as_bad ("Immediate value of %d is too large",
516 operand->X_add_number);
517 continue;
518 }
519 }
520 the_insn.reloc = RELOC_8;
521 the_insn.reloc_offset = 1; /* BIG-ENDIAN Byte 1 of insn */
522 the_insn.exp = *operand;
523 continue;
524
525 case 'b': /* A general register or 8-bit immediate */
526 case 'i':
527 /* We treat the two cases identically since we mashed
528 them together in the opcode table. */
529 if (operand->X_seg == SEG_REGISTER)
530 goto general_reg;
531
532 opcode |= IMMEDIATE_BIT;
533 if (operand->X_seg == SEG_ABSOLUTE)
534 {
535 if (operand->X_add_number < 256)
536 {
537 opcode |= operand->X_add_number;
538 continue;
539 }
540 else
541 {
542 as_bad ("Immediate value of %d is too large",
543 operand->X_add_number);
544 continue;
545 }
546 }
547 the_insn.reloc = RELOC_8;
548 the_insn.reloc_offset = 3; /* BIG-ENDIAN Byte 3 of insn */
549 the_insn.exp = *operand;
550 continue;
551
552 case 'a': /* next operand must be a register */
553 case 'c':
554 general_reg:
555 /* lrNNN or grNNN or %%expr or a user-def register name */
556 if (operand->X_seg != SEG_REGISTER)
557 break; /* Only registers */
558 know (operand->X_add_symbol == 0);
559 know (operand->X_subtract_symbol == 0);
560 reg = operand->X_add_number;
561 if (reg >= SREG)
562 break; /* No special registers */
563
564 /*
565 * Got the register, now figure out where
566 * it goes in the opcode.
567 */
568 switch (*args)
569 {
570 case 'a':
571 opcode |= reg << 8;
572 continue;
573
574 case 'b':
575 case 'i':
576 opcode |= reg;
577 continue;
578
579 case 'c':
580 opcode |= reg << 16;
581 continue;
582 }
583 as_fatal ("failed sanity check.");
584 break;
585
586 case 'x': /* 16 bit constant, zero-extended */
587 case 'X': /* 16 bit constant, one-extended */
588 if (operand->X_seg == SEG_ABSOLUTE)
589 {
590 opcode |= (operand->X_add_number & 0xFF) << 0 |
591 ((operand->X_add_number & 0xFF00) << 8);
592 continue;
593 }
594 the_insn.reloc = RELOC_CONST;
595 the_insn.exp = *operand;
596 continue;
597
598 case 'h':
599 if (operand->X_seg == SEG_ABSOLUTE)
600 {
601 opcode |= (operand->X_add_number & 0x00FF0000) >> 16 |
602 (((unsigned long) operand->X_add_number
603 /* avoid sign ext */ & 0xFF000000) >> 8);
604 continue;
605 }
606 the_insn.reloc = RELOC_CONSTH;
607 the_insn.exp = *operand;
608 continue;
609
610 case 'P': /* PC-relative jump address */
611 case 'A': /* Absolute jump address */
612 /* These two are treated together since we folded the
613 opcode table entries together. */
614 if (operand->X_seg == SEG_ABSOLUTE)
615 {
616 opcode |= ABSOLUTE_BIT |
617 (operand->X_add_number & 0x0003FC00) << 6 |
618 ((operand->X_add_number & 0x000003FC) >> 2);
619 continue;
620 }
621 the_insn.reloc = RELOC_JUMPTARG;
622 the_insn.exp = *operand;
623 the_insn.pcrel = 1; /* Assume PC-relative jump */
624 /* FIXME-SOON, Do we figure out whether abs later, after know sym val? */
625 continue;
626
627 case 'e': /* Coprocessor enable bit for LOAD/STORE insn */
628 if (operand->X_seg == SEG_ABSOLUTE)
629 {
630 if (operand->X_add_number == 0)
631 continue;
632 if (operand->X_add_number == 1)
633 {
634 opcode |= CE_BIT;
635 continue;
636 }
637 }
638 break;
639
640 case 'n': /* Control bits for LOAD/STORE instructions */
641 if (operand->X_seg == SEG_ABSOLUTE &&
642 operand->X_add_number < 128)
643 {
644 opcode |= (operand->X_add_number << 16);
645 continue;
646 }
647 break;
648
649 case 's': /* Special register number */
650 if (operand->X_seg != SEG_REGISTER)
651 break; /* Only registers */
652 if (operand->X_add_number < SREG)
653 break; /* Not a special register */
654 opcode |= (operand->X_add_number & 0xFF) << 8;
655 continue;
656
657 case 'u': /* UI bit of CONVERT */
658 if (operand->X_seg == SEG_ABSOLUTE)
659 {
660 if (operand->X_add_number == 0)
661 continue;
662 if (operand->X_add_number == 1)
663 {
664 opcode |= UI_BIT;
665 continue;
666 }
667 }
668 break;
669
670 case 'r': /* RND bits of CONVERT */
671 if (operand->X_seg == SEG_ABSOLUTE &&
672 operand->X_add_number < 8)
673 {
674 opcode |= operand->X_add_number << 4;
675 continue;
676 }
677 break;
678
679 case 'd': /* FD bits of CONVERT */
680 if (operand->X_seg == SEG_ABSOLUTE &&
681 operand->X_add_number < 4)
682 {
683 opcode |= operand->X_add_number << 2;
684 continue;
685 }
686 break;
687
688
689 case 'f': /* FS bits of CONVERT */
690 if (operand->X_seg == SEG_ABSOLUTE &&
691 operand->X_add_number < 4)
692 {
693 opcode |= operand->X_add_number << 0;
694 continue;
695 }
696 break;
697
698 case 'C':
699 if (operand->X_seg == SEG_ABSOLUTE &&
700 operand->X_add_number < 4)
701 {
702 opcode |= operand->X_add_number << 16;
703 continue;
704 }
705 break;
706
707 case 'F':
708 if (operand->X_seg == SEG_ABSOLUTE &&
709 operand->X_add_number < 16)
710 {
711 opcode |= operand->X_add_number << 18;
712 continue;
713 }
714 break;
715
716 default:
717 BAD_CASE (*args);
718 }
719 /* Types or values of args don't match. */
720 as_bad ("Invalid operands");
721 return;
722 }
723 }
724
725 /*
726 This is identical to the md_atof in m68k.c. I think this is right,
727 but I'm not sure.
728
729 Turn a string in input_line_pointer into a floating point constant of type
730 type, and store the appropriate bytes in *litP. The number of LITTLENUMS
731 emitted is stored in *sizeP . An error message is returned, or NULL on OK.
732 */
733
734 /* Equal to MAX_PRECISION in atof-ieee.c */
735 #define MAX_LITTLENUMS 6
736
737 char *
738 md_atof (type, litP, sizeP)
739 char type;
740 char *litP;
741 int *sizeP;
742 {
743 int prec;
744 LITTLENUM_TYPE words[MAX_LITTLENUMS];
745 LITTLENUM_TYPE *wordP;
746 char *t;
747
748 switch (type)
749 {
750
751 case 'f':
752 case 'F':
753 case 's':
754 case 'S':
755 prec = 2;
756 break;
757
758 case 'd':
759 case 'D':
760 case 'r':
761 case 'R':
762 prec = 4;
763 break;
764
765 case 'x':
766 case 'X':
767 prec = 6;
768 break;
769
770 case 'p':
771 case 'P':
772 prec = 6;
773 break;
774
775 default:
776 *sizeP = 0;
777 return "Bad call to MD_ATOF()";
778 }
779 t = atof_ieee (input_line_pointer, type, words);
780 if (t)
781 input_line_pointer = t;
782 *sizeP = prec * sizeof (LITTLENUM_TYPE);
783 for (wordP = words; prec--;)
784 {
785 md_number_to_chars (litP, (long) (*wordP++), sizeof (LITTLENUM_TYPE));
786 litP += sizeof (LITTLENUM_TYPE);
787 }
788 return ""; /* Someone should teach Dean about null pointers */
789 }
790
791 /*
792 * Write out big-endian.
793 */
794 void
795 md_number_to_chars (buf, val, n)
796 char *buf;
797 long val;
798 int n;
799 {
800
801 switch (n)
802 {
803
804 case 4:
805 *buf++ = val >> 24;
806 *buf++ = val >> 16;
807 case 2:
808 *buf++ = val >> 8;
809 case 1:
810 *buf = val;
811 break;
812
813 default:
814 as_fatal ("failed sanity check.");
815 }
816 return;
817 }
818
819 void
820 md_apply_fix (fixP, val)
821 fixS *fixP;
822 long val;
823 {
824 char *buf = fixP->fx_where + fixP->fx_frag->fr_literal;
825
826 fixP->fx_addnumber = val; /* Remember value for emit_reloc */
827
828
829 know (fixP->fx_size == 4);
830 know (fixP->fx_r_type < NO_RELOC);
831
832 /*
833 * This is a hack. There should be a better way to
834 * handle this.
835 */
836 if (fixP->fx_r_type == RELOC_WDISP30 && fixP->fx_addsy)
837 {
838 val += fixP->fx_where + fixP->fx_frag->fr_address;
839 }
840
841 switch (fixP->fx_r_type)
842 {
843
844 case RELOC_32:
845 buf[0] = val >> 24;
846 buf[1] = val >> 16;
847 buf[2] = val >> 8;
848 buf[3] = val;
849 break;
850
851 case RELOC_8:
852 buf[0] = val;
853 break;
854
855 case RELOC_WDISP30:
856 val = (val >>= 2) + 1;
857 buf[0] |= (val >> 24) & 0x3f;
858 buf[1] = (val >> 16);
859 buf[2] = val >> 8;
860 buf[3] = val;
861 break;
862
863 case RELOC_HI22:
864 buf[1] |= (val >> 26) & 0x3f;
865 buf[2] = val >> 18;
866 buf[3] = val >> 10;
867 break;
868
869 case RELOC_LO10:
870 buf[2] |= (val >> 8) & 0x03;
871 buf[3] = val;
872 break;
873
874 case RELOC_BASE13:
875 buf[2] |= (val >> 8) & 0x1f;
876 buf[3] = val;
877 break;
878
879 case RELOC_WDISP22:
880 val = (val >>= 2) + 1;
881 /* FALLTHROUGH */
882 case RELOC_BASE22:
883 buf[1] |= (val >> 16) & 0x3f;
884 buf[2] = val >> 8;
885 buf[3] = val;
886 break;
887
888 #if 0
889 case RELOC_PC10:
890 case RELOC_PC22:
891 case RELOC_JMP_TBL:
892 case RELOC_SEGOFF16:
893 case RELOC_GLOB_DAT:
894 case RELOC_JMP_SLOT:
895 case RELOC_RELATIVE:
896 #endif
897 case RELOC_JUMPTARG: /* 00XX00XX pattern in a word */
898 buf[1] = val >> 10; /* Holds bits 0003FFFC of address */
899 buf[3] = val >> 2;
900 break;
901
902 case RELOC_CONST: /* 00XX00XX pattern in a word */
903 buf[1] = val >> 8; /* Holds bits 0000XXXX */
904 buf[3] = val;
905 break;
906
907 case RELOC_CONSTH: /* 00XX00XX pattern in a word */
908 buf[1] = val >> 24; /* Holds bits XXXX0000 */
909 buf[3] = val >> 16;
910 break;
911
912 case NO_RELOC:
913 default:
914 as_bad ("bad relocation type: 0x%02x", fixP->fx_r_type);
915 break;
916 }
917 return;
918 }
919
920 #ifdef OBJ_COFF
921 short
922 tc_coff_fix2rtype (fixP)
923 fixS *fixP;
924 {
925
926 switch (fixP->fx_r_type)
927 {
928 case RELOC_32:
929 return (R_WORD);
930 case RELOC_8:
931 return (R_BYTE);
932 case RELOC_CONST:
933 return (R_ILOHALF);
934 case RELOC_CONSTH:
935 return (R_IHIHALF);
936 case RELOC_JUMPTARG:
937 return (R_IREL);
938 default:
939 printf ("need %o3\n", fixP->fx_r_type);
940 abort ();
941 } /* switch on type */
942
943 return (0);
944 } /* tc_coff_fix2rtype() */
945
946 #endif /* OBJ_COFF */
947
948 /* should never be called for sparc */
949 void
950 md_create_short_jump (ptr, from_addr, to_addr, frag, to_symbol)
951 char *ptr;
952 long from_addr, to_addr;
953 fragS *frag;
954 symbolS *to_symbol;
955 {
956 as_fatal ("a29k_create_short_jmp\n");
957 }
958
959 /* should never be called for 29k */
960 void
961 md_convert_frag (headers, fragP)
962 object_headers *headers;
963 register fragS *fragP;
964 {
965 as_fatal ("sparc_convert_frag\n");
966 }
967
968 /* should never be called for 29k */
969 void
970 md_create_long_jump (ptr, from_addr, to_addr, frag, to_symbol)
971 char *ptr;
972 long from_addr;
973 long to_addr;
974 fragS *frag;
975 symbolS *to_symbol;
976 {
977 as_fatal ("sparc_create_long_jump\n");
978 }
979
980 /* should never be called for a29k */
981 int
982 md_estimate_size_before_relax (fragP, segtype)
983 register fragS *fragP;
984 segT segtype;
985 {
986 as_fatal ("sparc_estimate_size_before_relax\n");
987 return (0);
988 }
989
990 #if 0
991 /* for debugging only */
992 static void
993 print_insn (insn)
994 struct machine_it *insn;
995 {
996 char *Reloc[] =
997 {
998 "RELOC_8",
999 "RELOC_16",
1000 "RELOC_32",
1001 "RELOC_DISP8",
1002 "RELOC_DISP16",
1003 "RELOC_DISP32",
1004 "RELOC_WDISP30",
1005 "RELOC_WDISP22",
1006 "RELOC_HI22",
1007 "RELOC_22",
1008 "RELOC_13",
1009 "RELOC_LO10",
1010 "RELOC_SFA_BASE",
1011 "RELOC_SFA_OFF13",
1012 "RELOC_BASE10",
1013 "RELOC_BASE13",
1014 "RELOC_BASE22",
1015 "RELOC_PC10",
1016 "RELOC_PC22",
1017 "RELOC_JMP_TBL",
1018 "RELOC_SEGOFF16",
1019 "RELOC_GLOB_DAT",
1020 "RELOC_JMP_SLOT",
1021 "RELOC_RELATIVE",
1022 "NO_RELOC"
1023 };
1024
1025 if (insn->error)
1026 {
1027 fprintf (stderr, "ERROR: %s\n");
1028 }
1029 fprintf (stderr, "opcode=0x%08x\n", insn->opcode);
1030 fprintf (stderr, "reloc = %s\n", Reloc[insn->reloc]);
1031 fprintf (stderr, "exp = {\n");
1032 fprintf (stderr, "\t\tX_add_symbol = %s\n",
1033 insn->exp.X_add_symbol ?
1034 (S_GET_NAME (insn->exp.X_add_symbol) ?
1035 S_GET_NAME (insn->exp.X_add_symbol) : "???") : "0");
1036 fprintf (stderr, "\t\tX_sub_symbol = %s\n",
1037 insn->exp.X_subtract_symbol ?
1038 (S_GET_NAME (insn->exp.X_subtract_symbol) ?
1039 S_GET_NAME (insn->exp.X_subtract_symbol) : "???") : "0");
1040 fprintf (stderr, "\t\tX_add_number = %d\n",
1041 insn->exp.X_add_number);
1042 fprintf (stderr, "}\n");
1043 return;
1044 }
1045
1046 #endif
1047
1048 /* Translate internal representation of relocation info to target format.
1049
1050 On sparc/29k: first 4 bytes are normal unsigned long address, next three
1051 bytes are index, most sig. byte first. Byte 7 is broken up with
1052 bit 7 as external, bits 6 & 5 unused, and the lower
1053 five bits as relocation type. Next 4 bytes are long addend. */
1054 /* Thanx and a tip of the hat to Michael Bloom, mb@ttidca.tti.com */
1055
1056 #ifdef OBJ_AOUT
1057
1058 void
1059 tc_aout_fix_to_chars (where, fixP, segment_address_in_file)
1060 char *where;
1061 fixS *fixP;
1062 relax_addressT segment_address_in_file;
1063 {
1064 long r_symbolnum;
1065
1066 know (fixP->fx_r_type < NO_RELOC);
1067 know (fixP->fx_addsy != NULL);
1068
1069 md_number_to_chars (where,
1070 fixP->fx_frag->fr_address + fixP->fx_where - segment_address_in_file,
1071 4);
1072
1073 r_symbolnum = (S_IS_DEFINED (fixP->fx_addsy)
1074 ? S_GET_TYPE (fixP->fx_addsy)
1075 : fixP->fx_addsy->sy_number);
1076
1077 where[4] = (r_symbolnum >> 16) & 0x0ff;
1078 where[5] = (r_symbolnum >> 8) & 0x0ff;
1079 where[6] = r_symbolnum & 0x0ff;
1080 where[7] = (((!S_IS_DEFINED (fixP->fx_addsy)) << 7) & 0x80) | (0 & 0x60) | (fixP->fx_r_type & 0x1F);
1081 /* Also easy */
1082 md_number_to_chars (&where[8], fixP->fx_addnumber, 4);
1083
1084 return;
1085 } /* tc_aout_fix_to_chars() */
1086
1087 #endif /* OBJ_AOUT */
1088
1089 int
1090 md_parse_option (argP, cntP, vecP)
1091 char **argP;
1092 int *cntP;
1093 char ***vecP;
1094 {
1095 return (0);
1096 }
1097
1098
1099 /* Default the values of symbols known that should be "predefined". We
1100 don't bother to predefine them unless you actually use one, since there
1101 are a lot of them. */
1102
1103 symbolS *
1104 md_undefined_symbol (name)
1105 char *name;
1106 {
1107 long regnum;
1108 char testbuf[5 + /*SLOP*/ 5];
1109
1110 if (name[0] == 'g' || name[0] == 'G' || name[0] == 'l' || name[0] == 'L')
1111 {
1112 /* Perhaps a global or local register name */
1113 if (name[1] == 'r' || name[1] == 'R')
1114 {
1115 /* Parse the number, make sure it has no extra zeroes or trailing
1116 chars */
1117 regnum = atol (&name[2]);
1118 if (regnum > 127)
1119 return 0;
1120 sprintf (testbuf, "%ld", regnum);
1121 if (strcmp (testbuf, &name[2]) != 0)
1122 return 0; /* gr007 or lr7foo or whatever */
1123
1124 /* We have a wiener! Define and return a new symbol for it. */
1125 if (name[0] == 'l' || name[0] == 'L')
1126 regnum += 128;
1127 return (symbol_new (name, SEG_REGISTER, regnum, &zero_address_frag));
1128 }
1129 }
1130
1131 return 0;
1132 }
1133
1134 /* Parse an operand that is machine-specific. */
1135
1136 void
1137 md_operand (expressionP)
1138 expressionS *expressionP;
1139 {
1140
1141 if (input_line_pointer[0] == '%' && input_line_pointer[1] == '%')
1142 {
1143 /* We have a numeric register expression. No biggy. */
1144 input_line_pointer += 2; /* Skip %% */
1145 (void) expression (expressionP);
1146 if (expressionP->X_seg != SEG_ABSOLUTE
1147 || expressionP->X_add_number > 255)
1148 as_bad ("Invalid expression after %%%%\n");
1149 expressionP->X_seg = SEG_REGISTER;
1150 }
1151 else if (input_line_pointer[0] == '&')
1152 {
1153 /* We are taking the 'address' of a register...this one is not
1154 in the manual, but it *is* in traps/fpsymbol.h! What they
1155 seem to want is the register number, as an absolute number. */
1156 input_line_pointer++; /* Skip & */
1157 (void) expression (expressionP);
1158 if (expressionP->X_seg != SEG_REGISTER)
1159 as_bad ("Invalid register in & expression");
1160 else
1161 expressionP->X_seg = SEG_ABSOLUTE;
1162 }
1163 }
1164
1165 /* Round up a section size to the appropriate boundary. */
1166 long
1167 md_section_align (segment, size)
1168 segT segment;
1169 long size;
1170 {
1171 return size; /* Byte alignment is fine */
1172 }
1173
1174 /* Exactly what point is a PC-relative offset relative TO?
1175 On the 29000, they're relative to the address of the instruction,
1176 which we have set up as the address of the fixup too. */
1177 long
1178 md_pcrel_from (fixP)
1179 fixS *fixP;
1180 {
1181 return fixP->fx_where + fixP->fx_frag->fr_address;
1182 }
1183
1184 /*
1185 * Local Variables:
1186 * comment-column: 0
1187 * End:
1188 */
1189
1190 /* end of tc-a29k.c */