]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blob - gas/testsuite/gas/arm/mve-vmaxa-vmina-bad.l
[PATCH 19/57][Arm][GAS] Add support for MVE instructions: vmax[nm][a] and vmin[nm][a]
[thirdparty/binutils-gdb.git] / gas / testsuite / gas / arm / mve-vmaxa-vmina-bad.l
1 [^:]*: Assembler messages:
2 [^:]*:10: Error: bad type in SIMD instruction -- `vmaxa.u8 q0,q1'
3 [^:]*:11: Error: bad type in SIMD instruction -- `vmaxa.s64 q0,q1'
4 [^:]*:12: Error: bad type in SIMD instruction -- `vmaxa.f16 q0,q1'
5 [^:]*:13: Error: bad type in SIMD instruction -- `vmina.u8 q0,q1'
6 [^:]*:14: Error: bad type in SIMD instruction -- `vmina.s64 q0,q1'
7 [^:]*:15: Error: bad type in SIMD instruction -- `vmina.f16 q0,q1'
8 [^:]*:16: Warning: instruction is UNPREDICTABLE in an IT block
9 [^:]*:16: Warning: instruction is UNPREDICTABLE in an IT block
10 [^:]*:16: Warning: instruction is UNPREDICTABLE in an IT block
11 [^:]*:16: Warning: instruction is UNPREDICTABLE in an IT block
12 [^:]*:16: Warning: instruction is UNPREDICTABLE in an IT block
13 [^:]*:16: Warning: instruction is UNPREDICTABLE in an IT block
14 [^:]*:17: Warning: instruction is UNPREDICTABLE in an IT block
15 [^:]*:17: Warning: instruction is UNPREDICTABLE in an IT block
16 [^:]*:17: Warning: instruction is UNPREDICTABLE in an IT block
17 [^:]*:17: Warning: instruction is UNPREDICTABLE in an IT block
18 [^:]*:17: Warning: instruction is UNPREDICTABLE in an IT block
19 [^:]*:17: Warning: instruction is UNPREDICTABLE in an IT block
20 [^:]*:19: Error: syntax error -- `vmaxaeq.s8 q0,q1'
21 [^:]*:20: Error: syntax error -- `vmaxaeq.s8 q0,q1'
22 [^:]*:22: Error: syntax error -- `vmaxaeq.s8 q0,q1'
23 [^:]*:23: Error: vector predicated instruction should be in VPT/VPST block -- `vmaxat.s8 q0,q1'
24 [^:]*:25: Error: instruction missing MVE vector predication code -- `vmaxa.s8 q0,q1'
25 [^:]*:27: Error: syntax error -- `vminaeq.s8 q0,q1'
26 [^:]*:28: Error: syntax error -- `vminaeq.s8 q0,q1'
27 [^:]*:30: Error: syntax error -- `vminaeq.s8 q0,q1'
28 [^:]*:31: Error: vector predicated instruction should be in VPT/VPST block -- `vminat.s8 q0,q1'
29 [^:]*:33: Error: instruction missing MVE vector predication code -- `vmina.s8 q0,q1'