]> git.ipfire.org Git - thirdparty/qemu.git/blob - hw/input/tsc210x.c
projects / thirdparty / qemu.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Include hw/irq.h a lot less
[thirdparty/qemu.git] / hw / input / tsc210x.c
1 /*
2 * TI TSC2102 (touchscreen/sensors/audio controller) emulator.
3 * TI TSC2301 (touchscreen/sensors/keypad).
4 *
5 * Copyright (c) 2006 Andrzej Zaborowski <balrog@zabor.org>
6 * Copyright (C) 2008 Nokia Corporation
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 or
11 * (at your option) version 3 of the License.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License along
19 * with this program; if not, see <http://www.gnu.org/licenses/>.
20 */
21
22 #include "qemu/osdep.h"
23 #include "hw/hw.h"
24 #include "audio/audio.h"
25 #include "qemu/timer.h"
26 #include "sysemu/reset.h"
27 #include "ui/console.h"
28 #include "hw/arm/omap.h" /* For I2SCodec */
29 #include "hw/input/tsc2xxx.h"
30 #include "hw/irq.h"
31
32 #define TSC_DATA_REGISTERS_PAGE 0x0
33 #define TSC_CONTROL_REGISTERS_PAGE 0x1
34 #define TSC_AUDIO_REGISTERS_PAGE 0x2
35
36 #define TSC_VERBOSE
37
38 #define TSC_CUT_RESOLUTION(value, p) ((value) >> (16 - resolution[p]))
39
40 typedef struct {
41 qemu_irq pint;
42 qemu_irq kbint;
43 qemu_irq davint;
44 QEMUTimer *timer;
45 QEMUSoundCard card;
46 uWireSlave chip;
47 I2SCodec codec;
48 uint8_t in_fifo[16384];
49 uint8_t out_fifo[16384];
50 uint16_t model;
51
52 int32_t x, y;
53 bool pressure;
54
55 uint8_t page, offset;
56 uint16_t dav;
57
58 bool state;
59 bool irq;
60 bool command;
61 bool busy;
62 bool enabled;
63 bool host_mode;
64 uint8_t function, nextfunction;
65 uint8_t precision, nextprecision;
66 uint8_t filter;
67 uint8_t pin_func;
68 uint8_t ref;
69 uint8_t timing;
70 uint8_t noise;
71
72 uint16_t audio_ctrl1;
73 uint16_t audio_ctrl2;
74 uint16_t audio_ctrl3;
75 uint16_t pll[3];
76 uint16_t volume;
77 int64_t volume_change;
78 bool softstep;
79 uint16_t dac_power;
80 int64_t powerdown;
81 uint16_t filter_data[0x14];
82
83 const char *name;
84 SWVoiceIn *adc_voice[1];
85 SWVoiceOut *dac_voice[1];
86 int i2s_rx_rate;
87 int i2s_tx_rate;
88
89 int tr[8];
90
91 struct {
92 uint16_t down;
93 uint16_t mask;
94 int scan;
95 int debounce;
96 int mode;
97 int intr;
98 } kb;
99 int64_t now; /* Time at migration */
100 } TSC210xState;
101
102 static const int resolution[4] = { 12, 8, 10, 12 };
103
104 #define TSC_MODE_NO_SCAN 0x0
105 #define TSC_MODE_XY_SCAN 0x1
106 #define TSC_MODE_XYZ_SCAN 0x2
107 #define TSC_MODE_X 0x3
108 #define TSC_MODE_Y 0x4
109 #define TSC_MODE_Z 0x5
110 #define TSC_MODE_BAT1 0x6
111 #define TSC_MODE_BAT2 0x7
112 #define TSC_MODE_AUX 0x8
113 #define TSC_MODE_AUX_SCAN 0x9
114 #define TSC_MODE_TEMP1 0xa
115 #define TSC_MODE_PORT_SCAN 0xb
116 #define TSC_MODE_TEMP2 0xc
117 #define TSC_MODE_XX_DRV 0xd
118 #define TSC_MODE_YY_DRV 0xe
119 #define TSC_MODE_YX_DRV 0xf
120
121 static const uint16_t mode_regs[16] = {
122 0x0000, /* No scan */
123 0x0600, /* X, Y scan */
124 0x0780, /* X, Y, Z scan */
125 0x0400, /* X */
126 0x0200, /* Y */
127 0x0180, /* Z */
128 0x0040, /* BAT1 */
129 0x0030, /* BAT2 */
130 0x0010, /* AUX */
131 0x0010, /* AUX scan */
132 0x0004, /* TEMP1 */
133 0x0070, /* Port scan */
134 0x0002, /* TEMP2 */
135 0x0000, /* X+, X- drivers */
136 0x0000, /* Y+, Y- drivers */
137 0x0000, /* Y+, X- drivers */
138 };
139
140 #define X_TRANSFORM(s) \
141 ((s->y * s->tr[0] - s->x * s->tr[1]) / s->tr[2] + s->tr[3])
142 #define Y_TRANSFORM(s) \
143 ((s->y * s->tr[4] - s->x * s->tr[5]) / s->tr[6] + s->tr[7])
144 #define Z1_TRANSFORM(s) \
145 ((400 - ((s)->x >> 7) + ((s)->pressure << 10)) << 4)
146 #define Z2_TRANSFORM(s) \
147 ((4000 + ((s)->y >> 7) - ((s)->pressure << 10)) << 4)
148
149 #define BAT1_VAL 0x8660
150 #define BAT2_VAL 0x0000
151 #define AUX1_VAL 0x35c0
152 #define AUX2_VAL 0xffff
153 #define TEMP1_VAL 0x8c70
154 #define TEMP2_VAL 0xa5b0
155
156 #define TSC_POWEROFF_DELAY 50
157 #define TSC_SOFTSTEP_DELAY 50
158
159 static void tsc210x_reset(TSC210xState *s)
160 {
161 s->state = false;
162 s->pin_func = 2;
163 s->enabled = false;
164 s->busy = false;
165 s->nextfunction = 0;
166 s->ref = 0;
167 s->timing = 0;
168 s->irq = false;
169 s->dav = 0;
170
171 s->audio_ctrl1 = 0x0000;
172 s->audio_ctrl2 = 0x4410;
173 s->audio_ctrl3 = 0x0000;
174 s->pll[0] = 0x1004;
175 s->pll[1] = 0x0000;
176 s->pll[2] = 0x1fff;
177 s->volume = 0xffff;
178 s->dac_power = 0x8540;
179 s->softstep = true;
180 s->volume_change = 0;
181 s->powerdown = 0;
182 s->filter_data[0x00] = 0x6be3;
183 s->filter_data[0x01] = 0x9666;
184 s->filter_data[0x02] = 0x675d;
185 s->filter_data[0x03] = 0x6be3;
186 s->filter_data[0x04] = 0x9666;
187 s->filter_data[0x05] = 0x675d;
188 s->filter_data[0x06] = 0x7d83;
189 s->filter_data[0x07] = 0x84ee;
190 s->filter_data[0x08] = 0x7d83;
191 s->filter_data[0x09] = 0x84ee;
192 s->filter_data[0x0a] = 0x6be3;
193 s->filter_data[0x0b] = 0x9666;
194 s->filter_data[0x0c] = 0x675d;
195 s->filter_data[0x0d] = 0x6be3;
196 s->filter_data[0x0e] = 0x9666;
197 s->filter_data[0x0f] = 0x675d;
198 s->filter_data[0x10] = 0x7d83;
199 s->filter_data[0x11] = 0x84ee;
200 s->filter_data[0x12] = 0x7d83;
201 s->filter_data[0x13] = 0x84ee;
202
203 s->i2s_tx_rate = 0;
204 s->i2s_rx_rate = 0;
205
206 s->kb.scan = 1;
207 s->kb.debounce = 0;
208 s->kb.mask = 0x0000;
209 s->kb.mode = 3;
210 s->kb.intr = 0;
211
212 qemu_set_irq(s->pint, !s->irq);
213 qemu_set_irq(s->davint, !s->dav);
214 qemu_irq_raise(s->kbint);
215 }
216
217 typedef struct {
218 int rate;
219 int dsor;
220 int fsref;
221 } TSC210xRateInfo;
222
223 /* { rate, dsor, fsref } */
224 static const TSC210xRateInfo tsc2102_rates[] = {
225 /* Fsref / 6.0 */
226 { 7350, 63, 1 },
227 { 8000, 63, 0 },
228 /* Fsref / 6.0 */
229 { 7350, 54, 1 },
230 { 8000, 54, 0 },
231 /* Fsref / 5.0 */
232 { 8820, 45, 1 },
233 { 9600, 45, 0 },
234 /* Fsref / 4.0 */
235 { 11025, 36, 1 },
236 { 12000, 36, 0 },
237 /* Fsref / 3.0 */
238 { 14700, 27, 1 },
239 { 16000, 27, 0 },
240 /* Fsref / 2.0 */
241 { 22050, 18, 1 },
242 { 24000, 18, 0 },
243 /* Fsref / 1.5 */
244 { 29400, 9, 1 },
245 { 32000, 9, 0 },
246 /* Fsref */
247 { 44100, 0, 1 },
248 { 48000, 0, 0 },
249
250 { 0, 0, 0 },
251 };
252
253 static inline void tsc210x_out_flush(TSC210xState *s, int len)
254 {
255 uint8_t *data = s->codec.out.fifo + s->codec.out.start;
256 uint8_t *end = data + len;
257
258 while (data < end)
259 data += AUD_write(s->dac_voice[0], data, end - data) ?: (end - data);
260
261 s->codec.out.len -= len;
262 if (s->codec.out.len)
263 memmove(s->codec.out.fifo, end, s->codec.out.len);
264 s->codec.out.start = 0;
265 }
266
267 static void tsc210x_audio_out_cb(TSC210xState *s, int free_b)
268 {
269 if (s->codec.out.len >= free_b) {
270 tsc210x_out_flush(s, free_b);
271 return;
272 }
273
274 s->codec.out.size = MIN(free_b, 16384);
275 qemu_irq_raise(s->codec.tx_start);
276 }
277
278 static void tsc2102_audio_rate_update(TSC210xState *s)
279 {
280 const TSC210xRateInfo *rate;
281
282 s->codec.tx_rate = 0;
283 s->codec.rx_rate = 0;
284 if (s->dac_power & (1 << 15)) /* PWDNC */
285 return;
286
287 for (rate = tsc2102_rates; rate->rate; rate ++)
288 if (rate->dsor == (s->audio_ctrl1 & 0x3f) && /* DACFS */
289 rate->fsref == ((s->audio_ctrl3 >> 13) & 1))/* REFFS */
290 break;
291 if (!rate->rate) {
292 printf("%s: unknown sampling rate configured\n", __func__);
293 return;
294 }
295
296 s->codec.tx_rate = rate->rate;
297 }
298
299 static void tsc2102_audio_output_update(TSC210xState *s)
300 {
301 int enable;
302 struct audsettings fmt;
303
304 if (s->dac_voice[0]) {
305 tsc210x_out_flush(s, s->codec.out.len);
306 s->codec.out.size = 0;
307 AUD_set_active_out(s->dac_voice[0], 0);
308 AUD_close_out(&s->card, s->dac_voice[0]);
309 s->dac_voice[0] = NULL;
310 }
311 s->codec.cts = 0;
312
313 enable =
314 (~s->dac_power & (1 << 15)) && /* PWDNC */
315 (~s->dac_power & (1 << 10)); /* DAPWDN */
316 if (!enable || !s->codec.tx_rate)
317 return;
318
319 /* Force our own sampling rate even in slave DAC mode */
320 fmt.endianness = 0;
321 fmt.nchannels = 2;
322 fmt.freq = s->codec.tx_rate;
323 fmt.fmt = AUDIO_FORMAT_S16;
324
325 s->dac_voice[0] = AUD_open_out(&s->card, s->dac_voice[0],
326 "tsc2102.sink", s, (void *) tsc210x_audio_out_cb, &fmt);
327 if (s->dac_voice[0]) {
328 s->codec.cts = 1;
329 AUD_set_active_out(s->dac_voice[0], 1);
330 }
331 }
332
333 static uint16_t tsc2102_data_register_read(TSC210xState *s, int reg)
334 {
335 switch (reg) {
336 case 0x00: /* X */
337 s->dav &= 0xfbff;
338 return TSC_CUT_RESOLUTION(X_TRANSFORM(s), s->precision) +
339 (s->noise & 3);
340
341 case 0x01: /* Y */
342 s->noise ++;
343 s->dav &= 0xfdff;
344 return TSC_CUT_RESOLUTION(Y_TRANSFORM(s), s->precision) ^
345 (s->noise & 3);
346
347 case 0x02: /* Z1 */
348 s->dav &= 0xfeff;
349 return TSC_CUT_RESOLUTION(Z1_TRANSFORM(s), s->precision) -
350 (s->noise & 3);
351
352 case 0x03: /* Z2 */
353 s->dav &= 0xff7f;
354 return TSC_CUT_RESOLUTION(Z2_TRANSFORM(s), s->precision) |
355 (s->noise & 3);
356
357 case 0x04: /* KPData */
358 if ((s->model & 0xff00) == 0x2300) {
359 if (s->kb.intr && (s->kb.mode & 2)) {
360 s->kb.intr = 0;
361 qemu_irq_raise(s->kbint);
362 }
363 return s->kb.down;
364 }
365
366 return 0xffff;
367
368 case 0x05: /* BAT1 */
369 s->dav &= 0xffbf;
370 return TSC_CUT_RESOLUTION(BAT1_VAL, s->precision) +
371 (s->noise & 6);
372
373 case 0x06: /* BAT2 */
374 s->dav &= 0xffdf;
375 return TSC_CUT_RESOLUTION(BAT2_VAL, s->precision);
376
377 case 0x07: /* AUX1 */
378 s->dav &= 0xffef;
379 return TSC_CUT_RESOLUTION(AUX1_VAL, s->precision);
380
381 case 0x08: /* AUX2 */
382 s->dav &= 0xfff7;
383 return 0xffff;
384
385 case 0x09: /* TEMP1 */
386 s->dav &= 0xfffb;
387 return TSC_CUT_RESOLUTION(TEMP1_VAL, s->precision) -
388 (s->noise & 5);
389
390 case 0x0a: /* TEMP2 */
391 s->dav &= 0xfffd;
392 return TSC_CUT_RESOLUTION(TEMP2_VAL, s->precision) ^
393 (s->noise & 3);
394
395 case 0x0b: /* DAC */
396 s->dav &= 0xfffe;
397 return 0xffff;
398
399 default:
400 #ifdef TSC_VERBOSE
401 fprintf(stderr, "tsc2102_data_register_read: "
402 "no such register: 0x%02x\n", reg);
403 #endif
404 return 0xffff;
405 }
406 }
407
408 static uint16_t tsc2102_control_register_read(
409 TSC210xState *s, int reg)
410 {
411 switch (reg) {
412 case 0x00: /* TSC ADC */
413 return (s->pressure << 15) | ((!s->busy) << 14) |
414 (s->nextfunction << 10) | (s->nextprecision << 8) | s->filter;
415
416 case 0x01: /* Status / Keypad Control */
417 if ((s->model & 0xff00) == 0x2100)
418 return (s->pin_func << 14) | ((!s->enabled) << 13) |
419 (s->host_mode << 12) | ((!!s->dav) << 11) | s->dav;
420 else
421 return (s->kb.intr << 15) | ((s->kb.scan || !s->kb.down) << 14) |
422 (s->kb.debounce << 11);
423
424 case 0x02: /* DAC Control */
425 if ((s->model & 0xff00) == 0x2300)
426 return s->dac_power & 0x8000;
427 else
428 goto bad_reg;
429
430 case 0x03: /* Reference */
431 return s->ref;
432
433 case 0x04: /* Reset */
434 return 0xffff;
435
436 case 0x05: /* Configuration */
437 return s->timing;
438
439 case 0x06: /* Secondary configuration */
440 if ((s->model & 0xff00) == 0x2100)
441 goto bad_reg;
442 return ((!s->dav) << 15) | ((s->kb.mode & 1) << 14) | s->pll[2];
443
444 case 0x10: /* Keypad Mask */
445 if ((s->model & 0xff00) == 0x2100)
446 goto bad_reg;
447 return s->kb.mask;
448
449 default:
450 bad_reg:
451 #ifdef TSC_VERBOSE
452 fprintf(stderr, "tsc2102_control_register_read: "
453 "no such register: 0x%02x\n", reg);
454 #endif
455 return 0xffff;
456 }
457 }
458
459 static uint16_t tsc2102_audio_register_read(TSC210xState *s, int reg)
460 {
461 int l_ch, r_ch;
462 uint16_t val;
463
464 switch (reg) {
465 case 0x00: /* Audio Control 1 */
466 return s->audio_ctrl1;
467
468 case 0x01:
469 return 0xff00;
470
471 case 0x02: /* DAC Volume Control */
472 return s->volume;
473
474 case 0x03:
475 return 0x8b00;
476
477 case 0x04: /* Audio Control 2 */
478 l_ch = 1;
479 r_ch = 1;
480 if (s->softstep && !(s->dac_power & (1 << 10))) {
481 l_ch = (qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) >
482 s->volume_change + TSC_SOFTSTEP_DELAY);
483 r_ch = (qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) >
484 s->volume_change + TSC_SOFTSTEP_DELAY);
485 }
486
487 return s->audio_ctrl2 | (l_ch << 3) | (r_ch << 2);
488
489 case 0x05: /* Stereo DAC Power Control */
490 return 0x2aa0 | s->dac_power |
491 (((s->dac_power & (1 << 10)) &&
492 (qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) >
493 s->powerdown + TSC_POWEROFF_DELAY)) << 6);
494
495 case 0x06: /* Audio Control 3 */
496 val = s->audio_ctrl3 | 0x0001;
497 s->audio_ctrl3 &= 0xff3f;
498 return val;
499
500 case 0x07: /* LCH_BASS_BOOST_N0 */
501 case 0x08: /* LCH_BASS_BOOST_N1 */
502 case 0x09: /* LCH_BASS_BOOST_N2 */
503 case 0x0a: /* LCH_BASS_BOOST_N3 */
504 case 0x0b: /* LCH_BASS_BOOST_N4 */
505 case 0x0c: /* LCH_BASS_BOOST_N5 */
506 case 0x0d: /* LCH_BASS_BOOST_D1 */
507 case 0x0e: /* LCH_BASS_BOOST_D2 */
508 case 0x0f: /* LCH_BASS_BOOST_D4 */
509 case 0x10: /* LCH_BASS_BOOST_D5 */
510 case 0x11: /* RCH_BASS_BOOST_N0 */
511 case 0x12: /* RCH_BASS_BOOST_N1 */
512 case 0x13: /* RCH_BASS_BOOST_N2 */
513 case 0x14: /* RCH_BASS_BOOST_N3 */
514 case 0x15: /* RCH_BASS_BOOST_N4 */
515 case 0x16: /* RCH_BASS_BOOST_N5 */
516 case 0x17: /* RCH_BASS_BOOST_D1 */
517 case 0x18: /* RCH_BASS_BOOST_D2 */
518 case 0x19: /* RCH_BASS_BOOST_D4 */
519 case 0x1a: /* RCH_BASS_BOOST_D5 */
520 return s->filter_data[reg - 0x07];
521
522 case 0x1b: /* PLL Programmability 1 */
523 return s->pll[0];
524
525 case 0x1c: /* PLL Programmability 2 */
526 return s->pll[1];
527
528 case 0x1d: /* Audio Control 4 */
529 return (!s->softstep) << 14;
530
531 default:
532 #ifdef TSC_VERBOSE
533 fprintf(stderr, "tsc2102_audio_register_read: "
534 "no such register: 0x%02x\n", reg);
535 #endif
536 return 0xffff;
537 }
538 }
539
540 static void tsc2102_data_register_write(
541 TSC210xState *s, int reg, uint16_t value)
542 {
543 switch (reg) {
544 case 0x00: /* X */
545 case 0x01: /* Y */
546 case 0x02: /* Z1 */
547 case 0x03: /* Z2 */
548 case 0x05: /* BAT1 */
549 case 0x06: /* BAT2 */
550 case 0x07: /* AUX1 */
551 case 0x08: /* AUX2 */
552 case 0x09: /* TEMP1 */
553 case 0x0a: /* TEMP2 */
554 return;
555
556 default:
557 qemu_log_mask(LOG_GUEST_ERROR, "tsc2102_data_register_write: "
558 "no such register: 0x%02x\n", reg);
559 }
560 }
561
562 static void tsc2102_control_register_write(
563 TSC210xState *s, int reg, uint16_t value)
564 {
565 switch (reg) {
566 case 0x00: /* TSC ADC */
567 s->host_mode = value >> 15;
568 s->enabled = !(value & 0x4000);
569 if (s->busy && !s->enabled)
570 timer_del(s->timer);
571 s->busy = s->busy && s->enabled;
572 s->nextfunction = (value >> 10) & 0xf;
573 s->nextprecision = (value >> 8) & 3;
574 s->filter = value & 0xff;
575 return;
576
577 case 0x01: /* Status / Keypad Control */
578 if ((s->model & 0xff00) == 0x2100)
579 s->pin_func = value >> 14;
580 else {
581 s->kb.scan = (value >> 14) & 1;
582 s->kb.debounce = (value >> 11) & 7;
583 if (s->kb.intr && s->kb.scan) {
584 s->kb.intr = 0;
585 qemu_irq_raise(s->kbint);
586 }
587 }
588 return;
589
590 case 0x02: /* DAC Control */
591 if ((s->model & 0xff00) == 0x2300) {
592 s->dac_power &= 0x7fff;
593 s->dac_power |= 0x8000 & value;
594 } else
595 goto bad_reg;
596 break;
597
598 case 0x03: /* Reference */
599 s->ref = value & 0x1f;
600 return;
601
602 case 0x04: /* Reset */
603 if (value == 0xbb00) {
604 if (s->busy)
605 timer_del(s->timer);
606 tsc210x_reset(s);
607 #ifdef TSC_VERBOSE
608 } else {
609 fprintf(stderr, "tsc2102_control_register_write: "
610 "wrong value written into RESET\n");
611 #endif
612 }
613 return;
614
615 case 0x05: /* Configuration */
616 s->timing = value & 0x3f;
617 #ifdef TSC_VERBOSE
618 if (value & ~0x3f)
619 fprintf(stderr, "tsc2102_control_register_write: "
620 "wrong value written into CONFIG\n");
621 #endif
622 return;
623
624 case 0x06: /* Secondary configuration */
625 if ((s->model & 0xff00) == 0x2100)
626 goto bad_reg;
627 s->kb.mode = value >> 14;
628 s->pll[2] = value & 0x3ffff;
629 return;
630
631 case 0x10: /* Keypad Mask */
632 if ((s->model & 0xff00) == 0x2100)
633 goto bad_reg;
634 s->kb.mask = value;
635 return;
636
637 default:
638 bad_reg:
639 qemu_log_mask(LOG_GUEST_ERROR, "tsc2102_control_register_write: "
640 "no such register: 0x%02x\n", reg);
641 }
642 }
643
644 static void tsc2102_audio_register_write(
645 TSC210xState *s, int reg, uint16_t value)
646 {
647 switch (reg) {
648 case 0x00: /* Audio Control 1 */
649 s->audio_ctrl1 = value & 0x0f3f;
650 #ifdef TSC_VERBOSE
651 if ((value & ~0x0f3f) || ((value & 7) != ((value >> 3) & 7)))
652 fprintf(stderr, "tsc2102_audio_register_write: "
653 "wrong value written into Audio 1\n");
654 #endif
655 tsc2102_audio_rate_update(s);
656 tsc2102_audio_output_update(s);
657 return;
658
659 case 0x01:
660 #ifdef TSC_VERBOSE
661 if (value != 0xff00)
662 fprintf(stderr, "tsc2102_audio_register_write: "
663 "wrong value written into reg 0x01\n");
664 #endif
665 return;
666
667 case 0x02: /* DAC Volume Control */
668 s->volume = value;
669 s->volume_change = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
670 return;
671
672 case 0x03:
673 #ifdef TSC_VERBOSE
674 if (value != 0x8b00)
675 fprintf(stderr, "tsc2102_audio_register_write: "
676 "wrong value written into reg 0x03\n");
677 #endif
678 return;
679
680 case 0x04: /* Audio Control 2 */
681 s->audio_ctrl2 = value & 0xf7f2;
682 #ifdef TSC_VERBOSE
683 if (value & ~0xf7fd)
684 fprintf(stderr, "tsc2102_audio_register_write: "
685 "wrong value written into Audio 2\n");
686 #endif
687 return;
688
689 case 0x05: /* Stereo DAC Power Control */
690 if ((value & ~s->dac_power) & (1 << 10))
691 s->powerdown = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
692
693 s->dac_power = value & 0x9543;
694 #ifdef TSC_VERBOSE
695 if ((value & ~0x9543) != 0x2aa0)
696 fprintf(stderr, "tsc2102_audio_register_write: "
697 "wrong value written into Power\n");
698 #endif
699 tsc2102_audio_rate_update(s);
700 tsc2102_audio_output_update(s);
701 return;
702
703 case 0x06: /* Audio Control 3 */
704 s->audio_ctrl3 &= 0x00c0;
705 s->audio_ctrl3 |= value & 0xf800;
706 #ifdef TSC_VERBOSE
707 if (value & ~0xf8c7)
708 fprintf(stderr, "tsc2102_audio_register_write: "
709 "wrong value written into Audio 3\n");
710 #endif
711 tsc2102_audio_output_update(s);
712 return;
713
714 case 0x07: /* LCH_BASS_BOOST_N0 */
715 case 0x08: /* LCH_BASS_BOOST_N1 */
716 case 0x09: /* LCH_BASS_BOOST_N2 */
717 case 0x0a: /* LCH_BASS_BOOST_N3 */
718 case 0x0b: /* LCH_BASS_BOOST_N4 */
719 case 0x0c: /* LCH_BASS_BOOST_N5 */
720 case 0x0d: /* LCH_BASS_BOOST_D1 */
721 case 0x0e: /* LCH_BASS_BOOST_D2 */
722 case 0x0f: /* LCH_BASS_BOOST_D4 */
723 case 0x10: /* LCH_BASS_BOOST_D5 */
724 case 0x11: /* RCH_BASS_BOOST_N0 */
725 case 0x12: /* RCH_BASS_BOOST_N1 */
726 case 0x13: /* RCH_BASS_BOOST_N2 */
727 case 0x14: /* RCH_BASS_BOOST_N3 */
728 case 0x15: /* RCH_BASS_BOOST_N4 */
729 case 0x16: /* RCH_BASS_BOOST_N5 */
730 case 0x17: /* RCH_BASS_BOOST_D1 */
731 case 0x18: /* RCH_BASS_BOOST_D2 */
732 case 0x19: /* RCH_BASS_BOOST_D4 */
733 case 0x1a: /* RCH_BASS_BOOST_D5 */
734 s->filter_data[reg - 0x07] = value;
735 return;
736
737 case 0x1b: /* PLL Programmability 1 */
738 s->pll[0] = value & 0xfffc;
739 #ifdef TSC_VERBOSE
740 if (value & ~0xfffc)
741 fprintf(stderr, "tsc2102_audio_register_write: "
742 "wrong value written into PLL 1\n");
743 #endif
744 return;
745
746 case 0x1c: /* PLL Programmability 2 */
747 s->pll[1] = value & 0xfffc;
748 #ifdef TSC_VERBOSE
749 if (value & ~0xfffc)
750 fprintf(stderr, "tsc2102_audio_register_write: "
751 "wrong value written into PLL 2\n");
752 #endif
753 return;
754
755 case 0x1d: /* Audio Control 4 */
756 s->softstep = !(value & 0x4000);
757 #ifdef TSC_VERBOSE
758 if (value & ~0x4000)
759 fprintf(stderr, "tsc2102_audio_register_write: "
760 "wrong value written into Audio 4\n");
761 #endif
762 return;
763
764 default:
765 qemu_log_mask(LOG_GUEST_ERROR, "tsc2102_audio_register_write: "
766 "no such register: 0x%02x\n", reg);
767 }
768 }
769
770 /* This handles most of the chip logic. */
771 static void tsc210x_pin_update(TSC210xState *s)
772 {
773 int64_t expires;
774 bool pin_state;
775
776 switch (s->pin_func) {
777 case 0:
778 pin_state = s->pressure;
779 break;
780 case 1:
781 pin_state = !!s->dav;
782 break;
783 case 2:
784 default:
785 pin_state = s->pressure && !s->dav;
786 }
787
788 if (!s->enabled)
789 pin_state = false;
790
791 if (pin_state != s->irq) {
792 s->irq = pin_state;
793 qemu_set_irq(s->pint, !s->irq);
794 }
795
796 switch (s->nextfunction) {
797 case TSC_MODE_XY_SCAN:
798 case TSC_MODE_XYZ_SCAN:
799 if (!s->pressure)
800 return;
801 break;
802
803 case TSC_MODE_X:
804 case TSC_MODE_Y:
805 case TSC_MODE_Z:
806 if (!s->pressure)
807 return;
808 /* Fall through */
809 case TSC_MODE_BAT1:
810 case TSC_MODE_BAT2:
811 case TSC_MODE_AUX:
812 case TSC_MODE_TEMP1:
813 case TSC_MODE_TEMP2:
814 if (s->dav)
815 s->enabled = false;
816 break;
817
818 case TSC_MODE_AUX_SCAN:
819 case TSC_MODE_PORT_SCAN:
820 break;
821
822 case TSC_MODE_NO_SCAN:
823 case TSC_MODE_XX_DRV:
824 case TSC_MODE_YY_DRV:
825 case TSC_MODE_YX_DRV:
826 default:
827 return;
828 }
829
830 if (!s->enabled || s->busy || s->dav)
831 return;
832
833 s->busy = true;
834 s->precision = s->nextprecision;
835 s->function = s->nextfunction;
836 expires = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +
837 (NANOSECONDS_PER_SECOND >> 10);
838 timer_mod(s->timer, expires);
839 }
840
841 static uint16_t tsc210x_read(TSC210xState *s)
842 {
843 uint16_t ret = 0x0000;
844
845 if (!s->command)
846 fprintf(stderr, "tsc210x_read: SPI underrun!\n");
847
848 switch (s->page) {
849 case TSC_DATA_REGISTERS_PAGE:
850 ret = tsc2102_data_register_read(s, s->offset);
851 if (!s->dav)
852 qemu_irq_raise(s->davint);
853 break;
854 case TSC_CONTROL_REGISTERS_PAGE:
855 ret = tsc2102_control_register_read(s, s->offset);
856 break;
857 case TSC_AUDIO_REGISTERS_PAGE:
858 ret = tsc2102_audio_register_read(s, s->offset);
859 break;
860 default:
861 hw_error("tsc210x_read: wrong memory page\n");
862 }
863
864 tsc210x_pin_update(s);
865
866 /* Allow sequential reads. */
867 s->offset ++;
868 s->state = false;
869 return ret;
870 }
871
872 static void tsc210x_write(TSC210xState *s, uint16_t value)
873 {
874 /*
875 * This is a two-state state machine for reading
876 * command and data every second time.
877 */
878 if (!s->state) {
879 s->command = (value >> 15) != 0;
880 s->page = (value >> 11) & 0x0f;
881 s->offset = (value >> 5) & 0x3f;
882 s->state = true;
883 } else {
884 if (s->command)
885 fprintf(stderr, "tsc210x_write: SPI overrun!\n");
886 else
887 switch (s->page) {
888 case TSC_DATA_REGISTERS_PAGE:
889 tsc2102_data_register_write(s, s->offset, value);
890 break;
891 case TSC_CONTROL_REGISTERS_PAGE:
892 tsc2102_control_register_write(s, s->offset, value);
893 break;
894 case TSC_AUDIO_REGISTERS_PAGE:
895 tsc2102_audio_register_write(s, s->offset, value);
896 break;
897 default:
898 hw_error("tsc210x_write: wrong memory page\n");
899 }
900
901 tsc210x_pin_update(s);
902 s->state = false;
903 }
904 }
905
906 uint32_t tsc210x_txrx(void *opaque, uint32_t value, int len)
907 {
908 TSC210xState *s = opaque;
909 uint32_t ret = 0;
910
911 if (len != 16)
912 hw_error("%s: FIXME: bad SPI word width %i\n", __func__, len);
913
914 /* TODO: sequential reads etc - how do we make sure the host doesn't
915 * unintentionally read out a conversion result from a register while
916 * transmitting the command word of the next command? */
917 if (!value || (s->state && s->command))
918 ret = tsc210x_read(s);
919 if (value || (s->state && !s->command))
920 tsc210x_write(s, value);
921
922 return ret;
923 }
924
925 static void tsc210x_timer_tick(void *opaque)
926 {
927 TSC210xState *s = opaque;
928
929 /* Timer ticked -- a set of conversions has been finished. */
930
931 if (!s->busy)
932 return;
933
934 s->busy = false;
935 s->dav |= mode_regs[s->function];
936 tsc210x_pin_update(s);
937 qemu_irq_lower(s->davint);
938 }
939
940 static void tsc210x_touchscreen_event(void *opaque,
941 int x, int y, int z, int buttons_state)
942 {
943 TSC210xState *s = opaque;
944 int p = s->pressure;
945
946 if (buttons_state) {
947 s->x = x;
948 s->y = y;
949 }
950 s->pressure = !!buttons_state;
951
952 /*
953 * Note: We would get better responsiveness in the guest by
954 * signaling TS events immediately, but for now we simulate
955 * the first conversion delay for sake of correctness.
956 */
957 if (p != s->pressure)
958 tsc210x_pin_update(s);
959 }
960
961 static void tsc210x_i2s_swallow(TSC210xState *s)
962 {
963 if (s->dac_voice[0])
964 tsc210x_out_flush(s, s->codec.out.len);
965 else
966 s->codec.out.len = 0;
967 }
968
969 static void tsc210x_i2s_set_rate(TSC210xState *s, int in, int out)
970 {
971 s->i2s_tx_rate = out;
972 s->i2s_rx_rate = in;
973 }
974
975 static int tsc210x_pre_save(void *opaque)
976 {
977 TSC210xState *s = (TSC210xState *) opaque;
978 s->now = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
979
980 return 0;
981 }
982
983 static int tsc210x_post_load(void *opaque, int version_id)
984 {
985 TSC210xState *s = (TSC210xState *) opaque;
986 int64_t now = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
987
988 if (s->function >= ARRAY_SIZE(mode_regs)) {
989 return -EINVAL;
990 }
991 if (s->nextfunction >= ARRAY_SIZE(mode_regs)) {
992 return -EINVAL;
993 }
994 if (s->precision >= ARRAY_SIZE(resolution)) {
995 return -EINVAL;
996 }
997 if (s->nextprecision >= ARRAY_SIZE(resolution)) {
998 return -EINVAL;
999 }
1000
1001 s->volume_change -= s->now;
1002 s->volume_change += now;
1003 s->powerdown -= s->now;
1004 s->powerdown += now;
1005
1006 s->busy = timer_pending(s->timer);
1007 qemu_set_irq(s->pint, !s->irq);
1008 qemu_set_irq(s->davint, !s->dav);
1009
1010 return 0;
1011 }
1012
1013 static VMStateField vmstatefields_tsc210x[] = {
1014 VMSTATE_BOOL(enabled, TSC210xState),
1015 VMSTATE_BOOL(host_mode, TSC210xState),
1016 VMSTATE_BOOL(irq, TSC210xState),
1017 VMSTATE_BOOL(command, TSC210xState),
1018 VMSTATE_BOOL(pressure, TSC210xState),
1019 VMSTATE_BOOL(softstep, TSC210xState),
1020 VMSTATE_BOOL(state, TSC210xState),
1021 VMSTATE_UINT16(dav, TSC210xState),
1022 VMSTATE_INT32(x, TSC210xState),
1023 VMSTATE_INT32(y, TSC210xState),
1024 VMSTATE_UINT8(offset, TSC210xState),
1025 VMSTATE_UINT8(page, TSC210xState),
1026 VMSTATE_UINT8(filter, TSC210xState),
1027 VMSTATE_UINT8(pin_func, TSC210xState),
1028 VMSTATE_UINT8(ref, TSC210xState),
1029 VMSTATE_UINT8(timing, TSC210xState),
1030 VMSTATE_UINT8(noise, TSC210xState),
1031 VMSTATE_UINT8(function, TSC210xState),
1032 VMSTATE_UINT8(nextfunction, TSC210xState),
1033 VMSTATE_UINT8(precision, TSC210xState),
1034 VMSTATE_UINT8(nextprecision, TSC210xState),
1035 VMSTATE_UINT16(audio_ctrl1, TSC210xState),
1036 VMSTATE_UINT16(audio_ctrl2, TSC210xState),
1037 VMSTATE_UINT16(audio_ctrl3, TSC210xState),
1038 VMSTATE_UINT16_ARRAY(pll, TSC210xState, 3),
1039 VMSTATE_UINT16(volume, TSC210xState),
1040 VMSTATE_UINT16(dac_power, TSC210xState),
1041 VMSTATE_INT64(volume_change, TSC210xState),
1042 VMSTATE_INT64(powerdown, TSC210xState),
1043 VMSTATE_INT64(now, TSC210xState),
1044 VMSTATE_UINT16_ARRAY(filter_data, TSC210xState, 0x14),
1045 VMSTATE_TIMER_PTR(timer, TSC210xState),
1046 VMSTATE_END_OF_LIST()
1047 };
1048
1049 static const VMStateDescription vmstate_tsc2102 = {
1050 .name = "tsc2102",
1051 .version_id = 1,
1052 .minimum_version_id = 1,
1053 .pre_save = tsc210x_pre_save,
1054 .post_load = tsc210x_post_load,
1055 .fields = vmstatefields_tsc210x,
1056 };
1057
1058 static const VMStateDescription vmstate_tsc2301 = {
1059 .name = "tsc2301",
1060 .version_id = 1,
1061 .minimum_version_id = 1,
1062 .pre_save = tsc210x_pre_save,
1063 .post_load = tsc210x_post_load,
1064 .fields = vmstatefields_tsc210x,
1065 };
1066
1067 uWireSlave *tsc2102_init(qemu_irq pint)
1068 {
1069 TSC210xState *s;
1070
1071 s = g_new0(TSC210xState, 1);
1072 s->x = 160;
1073 s->y = 160;
1074 s->pressure = 0;
1075 s->precision = s->nextprecision = 0;
1076 s->timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, tsc210x_timer_tick, s);
1077 s->pint = pint;
1078 s->model = 0x2102;
1079 s->name = "tsc2102";
1080
1081 s->tr[0] = 0;
1082 s->tr[1] = 1;
1083 s->tr[2] = 1;
1084 s->tr[3] = 0;
1085 s->tr[4] = 1;
1086 s->tr[5] = 0;
1087 s->tr[6] = 1;
1088 s->tr[7] = 0;
1089
1090 s->chip.opaque = s;
1091 s->chip.send = (void *) tsc210x_write;
1092 s->chip.receive = (void *) tsc210x_read;
1093
1094 s->codec.opaque = s;
1095 s->codec.tx_swallow = (void *) tsc210x_i2s_swallow;
1096 s->codec.set_rate = (void *) tsc210x_i2s_set_rate;
1097 s->codec.in.fifo = s->in_fifo;
1098 s->codec.out.fifo = s->out_fifo;
1099
1100 tsc210x_reset(s);
1101
1102 qemu_add_mouse_event_handler(tsc210x_touchscreen_event, s, 1,
1103 "QEMU TSC2102-driven Touchscreen");
1104
1105 AUD_register_card(s->name, &s->card);
1106
1107 qemu_register_reset((void *) tsc210x_reset, s);
1108 vmstate_register(NULL, 0, &vmstate_tsc2102, s);
1109
1110 return &s->chip;
1111 }
1112
1113 uWireSlave *tsc2301_init(qemu_irq penirq, qemu_irq kbirq, qemu_irq dav)
1114 {
1115 TSC210xState *s;
1116
1117 s = g_new0(TSC210xState, 1);
1118 s->x = 400;
1119 s->y = 240;
1120 s->pressure = 0;
1121 s->precision = s->nextprecision = 0;
1122 s->timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, tsc210x_timer_tick, s);
1123 s->pint = penirq;
1124 s->kbint = kbirq;
1125 s->davint = dav;
1126 s->model = 0x2301;
1127 s->name = "tsc2301";
1128
1129 s->tr[0] = 0;
1130 s->tr[1] = 1;
1131 s->tr[2] = 1;
1132 s->tr[3] = 0;
1133 s->tr[4] = 1;
1134 s->tr[5] = 0;
1135 s->tr[6] = 1;
1136 s->tr[7] = 0;
1137
1138 s->chip.opaque = s;
1139 s->chip.send = (void *) tsc210x_write;
1140 s->chip.receive = (void *) tsc210x_read;
1141
1142 s->codec.opaque = s;
1143 s->codec.tx_swallow = (void *) tsc210x_i2s_swallow;
1144 s->codec.set_rate = (void *) tsc210x_i2s_set_rate;
1145 s->codec.in.fifo = s->in_fifo;
1146 s->codec.out.fifo = s->out_fifo;
1147
1148 tsc210x_reset(s);
1149
1150 qemu_add_mouse_event_handler(tsc210x_touchscreen_event, s, 1,
1151 "QEMU TSC2301-driven Touchscreen");
1152
1153 AUD_register_card(s->name, &s->card);
1154
1155 qemu_register_reset((void *) tsc210x_reset, s);
1156 vmstate_register(NULL, 0, &vmstate_tsc2301, s);
1157
1158 return &s->chip;
1159 }
1160
1161 I2SCodec *tsc210x_codec(uWireSlave *chip)
1162 {
1163 TSC210xState *s = (TSC210xState *) chip->opaque;
1164
1165 return &s->codec;
1166 }
1167
1168 /*
1169 * Use tslib generated calibration data to generate ADC input values
1170 * from the touchscreen. Assuming 12-bit precision was used during
1171 * tslib calibration.
1172 */
1173 void tsc210x_set_transform(uWireSlave *chip,
1174 MouseTransformInfo *info)
1175 {
1176 TSC210xState *s = (TSC210xState *) chip->opaque;
1177 #if 0
1178 int64_t ltr[8];
1179
1180 ltr[0] = (int64_t) info->a[1] * info->y;
1181 ltr[1] = (int64_t) info->a[4] * info->x;
1182 ltr[2] = (int64_t) info->a[1] * info->a[3] -
1183 (int64_t) info->a[4] * info->a[0];
1184 ltr[3] = (int64_t) info->a[2] * info->a[4] -
1185 (int64_t) info->a[5] * info->a[1];
1186 ltr[4] = (int64_t) info->a[0] * info->y;
1187 ltr[5] = (int64_t) info->a[3] * info->x;
1188 ltr[6] = (int64_t) info->a[4] * info->a[0] -
1189 (int64_t) info->a[1] * info->a[3];
1190 ltr[7] = (int64_t) info->a[2] * info->a[3] -
1191 (int64_t) info->a[5] * info->a[0];
1192
1193 /* Avoid integer overflow */
1194 s->tr[0] = ltr[0] >> 11;
1195 s->tr[1] = ltr[1] >> 11;
1196 s->tr[2] = muldiv64(ltr[2], 1, info->a[6]);
1197 s->tr[3] = muldiv64(ltr[3], 1 << 4, ltr[2]);
1198 s->tr[4] = ltr[4] >> 11;
1199 s->tr[5] = ltr[5] >> 11;
1200 s->tr[6] = muldiv64(ltr[6], 1, info->a[6]);
1201 s->tr[7] = muldiv64(ltr[7], 1 << 4, ltr[6]);
1202 #else
1203
1204 /* This version assumes touchscreen X & Y axis are parallel or
1205 * perpendicular to LCD's X & Y axis in some way. */
1206 if (abs(info->a[0]) > abs(info->a[1])) {
1207 s->tr[0] = 0;
1208 s->tr[1] = -info->a[6] * info->x;
1209 s->tr[2] = info->a[0];
1210 s->tr[3] = -info->a[2] / info->a[0];
1211 s->tr[4] = info->a[6] * info->y;
1212 s->tr[5] = 0;
1213 s->tr[6] = info->a[4];
1214 s->tr[7] = -info->a[5] / info->a[4];
1215 } else {
1216 s->tr[0] = info->a[6] * info->y;
1217 s->tr[1] = 0;
1218 s->tr[2] = info->a[1];
1219 s->tr[3] = -info->a[2] / info->a[1];
1220 s->tr[4] = 0;
1221 s->tr[5] = -info->a[6] * info->x;
1222 s->tr[6] = info->a[3];
1223 s->tr[7] = -info->a[5] / info->a[3];
1224 }
1225
1226 s->tr[0] >>= 11;
1227 s->tr[1] >>= 11;
1228 s->tr[3] <<= 4;
1229 s->tr[4] >>= 11;
1230 s->tr[5] >>= 11;
1231 s->tr[7] <<= 4;
1232 #endif
1233 }
1234
1235 void tsc210x_key_event(uWireSlave *chip, int key, int down)
1236 {
1237 TSC210xState *s = (TSC210xState *) chip->opaque;
1238
1239 if (down)
1240 s->kb.down |= 1 << key;
1241 else
1242 s->kb.down &= ~(1 << key);
1243
1244 if (down && (s->kb.down & ~s->kb.mask) && !s->kb.intr) {
1245 s->kb.intr = 1;
1246 qemu_irq_lower(s->kbint);
1247 } else if (s->kb.intr && !(s->kb.down & ~s->kb.mask) &&
1248 !(s->kb.mode & 1)) {
1249 s->kb.intr = 0;
1250 qemu_irq_raise(s->kbint);
1251 }
1252 }
Mirror of https://git.qemu.org/git/qemu.git