]> git.ipfire.org Git - thirdparty/qemu.git/blob - hw/pci-bridge/dec.c
e88998d88c426b2456b2395c1b6ca903b969ae20
[thirdparty/qemu.git] / hw / pci-bridge / dec.c
1 /*
2 * QEMU DEC 21154 PCI bridge
3 *
4 * Copyright (c) 2006-2007 Fabrice Bellard
5 * Copyright (c) 2007 Jocelyn Mayer
6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a copy
8 * of this software and associated documentation files (the "Software"), to deal
9 * in the Software without restriction, including without limitation the rights
10 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
11 * copies of the Software, and to permit persons to whom the Software is
12 * furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice shall be included in
15 * all copies or substantial portions of the Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
23 * THE SOFTWARE.
24 */
25
26 #include "qemu/osdep.h"
27 #include "dec.h"
28 #include "hw/sysbus.h"
29 #include "qapi/error.h"
30 #include "qemu/module.h"
31 #include "hw/pci/pci.h"
32 #include "hw/pci/pci_host.h"
33 #include "hw/pci/pci_bridge.h"
34 #include "hw/pci/pci_bus.h"
35 #include "qom/object.h"
36
37 typedef struct DECState DECState;
38 DECLARE_INSTANCE_CHECKER(DECState, DEC_21154,
39 TYPE_DEC_21154)
40
41 struct DECState {
42 PCIHostState parent_obj;
43 };
44
45 static int dec_map_irq(PCIDevice *pci_dev, int irq_num)
46 {
47 return irq_num;
48 }
49
50 static void dec_pci_bridge_realize(PCIDevice *pci_dev, Error **errp)
51 {
52 pci_bridge_initfn(pci_dev, TYPE_PCI_BUS);
53 }
54
55 static void dec_21154_pci_bridge_class_init(ObjectClass *klass, void *data)
56 {
57 DeviceClass *dc = DEVICE_CLASS(klass);
58 PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
59
60 set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
61 k->realize = dec_pci_bridge_realize;
62 k->exit = pci_bridge_exitfn;
63 k->vendor_id = PCI_VENDOR_ID_DEC;
64 k->device_id = PCI_DEVICE_ID_DEC_21154;
65 k->config_write = pci_bridge_write_config;
66 k->is_bridge = true;
67 dc->desc = "DEC 21154 PCI-PCI bridge";
68 dc->reset = pci_bridge_reset;
69 dc->vmsd = &vmstate_pci_device;
70 }
71
72 static const TypeInfo dec_21154_pci_bridge_info = {
73 .name = "dec-21154-p2p-bridge",
74 .parent = TYPE_PCI_BRIDGE,
75 .instance_size = sizeof(PCIBridge),
76 .class_init = dec_21154_pci_bridge_class_init,
77 .interfaces = (InterfaceInfo[]) {
78 { INTERFACE_CONVENTIONAL_PCI_DEVICE },
79 { },
80 },
81 };
82
83 PCIBus *pci_dec_21154_init(PCIBus *parent_bus, int devfn)
84 {
85 PCIDevice *dev;
86 PCIBridge *br;
87
88 dev = pci_new_multifunction(devfn, false, "dec-21154-p2p-bridge");
89 br = PCI_BRIDGE(dev);
90 pci_bridge_map_irq(br, "DEC 21154 PCI-PCI bridge", dec_map_irq);
91 pci_realize_and_unref(dev, parent_bus, &error_fatal);
92 return pci_bridge_get_sec_bus(br);
93 }
94
95 static void pci_dec_21154_device_realize(DeviceState *dev, Error **errp)
96 {
97 PCIHostState *phb;
98 SysBusDevice *sbd = SYS_BUS_DEVICE(dev);
99
100 phb = PCI_HOST_BRIDGE(dev);
101
102 memory_region_init_io(&phb->conf_mem, OBJECT(dev), &pci_host_conf_le_ops,
103 dev, "pci-conf-idx", 0x1000);
104 memory_region_init_io(&phb->data_mem, OBJECT(dev), &pci_host_data_le_ops,
105 dev, "pci-data-idx", 0x1000);
106 sysbus_init_mmio(sbd, &phb->conf_mem);
107 sysbus_init_mmio(sbd, &phb->data_mem);
108 }
109
110 static void dec_21154_pci_host_realize(PCIDevice *d, Error **errp)
111 {
112 /* PCI2PCI bridge same values as PearPC - check this */
113 }
114
115 static void dec_21154_pci_host_class_init(ObjectClass *klass, void *data)
116 {
117 PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
118 DeviceClass *dc = DEVICE_CLASS(klass);
119
120 set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories);
121 k->realize = dec_21154_pci_host_realize;
122 k->vendor_id = PCI_VENDOR_ID_DEC;
123 k->device_id = PCI_DEVICE_ID_DEC_21154;
124 k->revision = 0x02;
125 k->class_id = PCI_CLASS_BRIDGE_PCI;
126 k->is_bridge = true;
127 /*
128 * PCI-facing part of the host bridge, not usable without the
129 * host-facing part, which can't be device_add'ed, yet.
130 */
131 dc->user_creatable = false;
132 }
133
134 static const TypeInfo dec_21154_pci_host_info = {
135 .name = "dec-21154",
136 .parent = TYPE_PCI_DEVICE,
137 .instance_size = sizeof(PCIDevice),
138 .class_init = dec_21154_pci_host_class_init,
139 .interfaces = (InterfaceInfo[]) {
140 { INTERFACE_CONVENTIONAL_PCI_DEVICE },
141 { },
142 },
143 };
144
145 static void pci_dec_21154_device_class_init(ObjectClass *klass, void *data)
146 {
147 DeviceClass *dc = DEVICE_CLASS(klass);
148
149 dc->realize = pci_dec_21154_device_realize;
150 }
151
152 static const TypeInfo pci_dec_21154_device_info = {
153 .name = TYPE_DEC_21154,
154 .parent = TYPE_PCI_HOST_BRIDGE,
155 .instance_size = sizeof(DECState),
156 .class_init = pci_dec_21154_device_class_init,
157 };
158
159 static void dec_register_types(void)
160 {
161 type_register_static(&pci_dec_21154_device_info);
162 type_register_static(&dec_21154_pci_host_info);
163 type_register_static(&dec_21154_pci_bridge_info);
164 }
165
166 type_init(dec_register_types)