include/configs/RBC823.h

   1 /*
   2  * (C) Copyright 2000, 2001
   3  * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
   4  *
   5  * Modified by Udi Finkelstein udif@udif.com
   6  * For the RBC823 board.
   7  *
   8  * See file CREDITS for list of people who contributed to this
   9  * project.
  10  *
  11  * This program is free software; you can redistribute it and/or
  12  * modify it under the terms of the GNU General Public License as
  13  * published by the Free Software Foundation; either version 2 of
  14  * the License, or (at your option) any later version.
  15  *
  16  * This program is distributed in the hope that it will be useful,
  17  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  19  * GNU General Public License for more details.
  20  *
  21  * You should have received a copy of the GNU General Public License
  22  * along with this program; if not, write to the Free Software
  23  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  24  * MA 02111-1307 USA
  25  */
  26
  27 /*
  28  * board/config.h - configuration options, board specific
  29  */
  30
  31 #ifndef __CONFIG_H
  32 #define __CONFIG_H
  33
  34 /*
  35  * High Level Configuration Options
  36  * (easy to change)
  37  */
  38
  39 #define CONFIG_MPC823           1       /* This is a MPC823 CPU         */
  40 #define CONFIG_RBC823           1       /* ...on a RBC823 module        */
  41
  42
  43 #if 0
  44 #define DEBUG                   1
  45 #define CONFIG_LAST_STAGE_INIT
  46 #endif
  47 #define CONFIG_KEYBOARD         1       /* This board has a custom keybpard */
  48 #define CONFIG_LCD              1       /* use LCD controller ...       */
  49 #define CONFIG_HITACHI_SP19X001_Z1A     /* The LCD type we use */
  50
  51 #define CONFIG_8xx_CONS_SMC2    1       /* Console is on SMC2           */
  52 #undef  CONFIG_8xx_CONS_SMC1
  53 #undef  CONFIG_8xx_CONS_NONE
  54 #define CONFIG_BAUDRATE         115200  /* console baudrate = 115kbps   */
  55 #if 1
  56 #define CONFIG_BOOTDELAY        -1      /* autoboot disabled            */
  57 #else
  58 #define CONFIG_BOOTDELAY        5       /* autoboot after 5 seconds     */
  59 #endif
  60
  61 #define CONFIG_CLOCKS_IN_MHZ    1       /* clocks passsed to Linux in MHz */
  62 #define CONFIG_8xx_GCLK_FREQ    48000000L
  63
  64 #define CONFIG_PREBOOT  "echo;echo Type \"run flash_nfs\" to mount root filesystem over NFS;echo"
  65
  66 #undef  CONFIG_BOOTARGS
  67 #define CONFIG_BOOTCOMMAND                                                      \
  68         "bootp; "                                                               \
  69         "setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} "     \
  70         "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; "   \
  71         "bootm"
  72
  73 #define CONFIG_LOADS_ECHO       1       /* echo on for serial download  */
  74 #undef  CFG_LOADS_BAUD_CHANGE           /* don't allow baudrate change  */
  75
  76 #undef  CONFIG_WATCHDOG                 /* watchdog disabled            */
  77
  78 #define CONFIG_STATUS_LED       1       /* Status LED enabled           */
  79
  80 #undef  CONFIG_CAN_DRIVER               /* CAN Driver support disabled  */
  81
  82 /*
  83  * BOOTP options
  84  */
  85 #define CONFIG_BOOTP_SUBNETMASK
  86 #define CONFIG_BOOTP_GATEWAY
  87 #define CONFIG_BOOTP_HOSTNAME
  88 #define CONFIG_BOOTP_BOOTPATH
  89 #define CONFIG_BOOTP_BOOTFILESIZE
  90
  91
  92 #undef CONFIG_MAC_PARTITION
  93 #define CONFIG_DOS_PARTITION
  94
  95 #undef  CONFIG_RTC_MPC8xx               /* don't use internal RTC of MPC8xx (no battery)        */
  96
  97 #define CONFIG_HARD_I2C
  98 #define CFG_I2C_SPEED 40000
  99 #define CFG_I2C_SLAVE 0xfe
 100 #define CFG_I2C_EEPROM_ADDR             0x50
 101 #define CFG_I2C_EEPROM_ADDR_LEN         1
 102 #define CFG_EEPROM_WRITE_BITS           4
 103 #define CFG_EEPROM_WRITE_DELAY_MS       10
 104
 105 /*
 106  * Command line configuration.
 107  */
 108 #include <config_cmd_all.h>
 109
 110 #undef CONFIG_CMD_BSP
 111 #undef CONFIG_CMD_DATE
 112 #undef CONFIG_CMD_DISPLAY
 113 #undef CONFIG_CMD_DTT
 114 #undef CONFIG_CMD_EXT2
 115 #undef CONFIG_CMD_FDC
 116 #undef CONFIG_CMD_FDOS
 117 #undef CONFIG_CMD_HWFLOW
 118 #undef CONFIG_CMD_IDE
 119 #undef CONFIG_CMD_IRQ
 120 #undef CONFIG_CMD_JFFS2
 121 #undef CONFIG_CMD_MII
 122 #undef CONFIG_CMD_MMC
 123 #undef CONFIG_CMD_NAND
 124 #undef CONFIG_CMD_PCI
 125 #undef CONFIG_CMD_PCMCIA
 126 #undef CONFIG_CMD_REISER
 127 #undef CONFIG_CMD_SCSI
 128 #undef CONFIG_CMD_SETGETDCR
 129 #undef CONFIG_CMD_SNTP
 130 #undef CONFIG_CMD_SPI
 131 #undef CONFIG_CMD_UNIVERSE
 132 #undef CONFIG_CMD_USB
 133 #undef CONFIG_CMD_VFD
 134 #undef CONFIG_CMD_XIMG
 135
 136
 137 /*
 138  * Miscellaneous configurable options
 139  */
 140 #define CFG_LONGHELP                    /* undef to save memory         */
 141 #define CFG_PROMPT      "=> "           /* Monitor Command Prompt       */
 142 #if defined(CONFIG_CMD_KGDB)
 143 #define CFG_CBSIZE      1024            /* Console I/O Buffer Size      */
 144 #else
 145 #define CFG_CBSIZE      256             /* Console I/O Buffer Size      */
 146 #endif
 147 #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
 148 #define CFG_MAXARGS     16              /* max number of command args   */
 149 #define CFG_BARGSIZE    CFG_CBSIZE      /* Boot Argument Buffer Size    */
 150
 151 #define CFG_MEMTEST_START       0x0400000       /* memtest works on     */
 152 #define CFG_MEMTEST_END         0x0C00000       /* 4 ... 12 MB in DRAM  */
 153
 154 #define CFG_LOAD_ADDR           0x0100000       /* default load address */
 155
 156 #define CFG_HZ          1000            /* decrementer freq: 1 ms ticks */
 157
 158 #define CFG_BAUDRATE_TABLE      { 9600, 19200, 38400, 57600, 115200 }
 159
 160 /*
 161  * Low Level Configuration Settings
 162  * (address mappings, register initial values, etc.)
 163  * You should know what you are doing if you make changes here.
 164  */
 165 /*-----------------------------------------------------------------------
 166  * Internal Memory Mapped Register
 167  */
 168 #define CFG_IMMR                0xFF000000
 169
 170 /*-----------------------------------------------------------------------
 171  * Definitions for initial stack pointer and data area (in DPRAM)
 172  */
 173 #define CFG_INIT_RAM_ADDR       CFG_IMMR
 174 #define CFG_INIT_RAM_END        0x2F00  /* End of used area in DPRAM    */
 175 #define CFG_GBL_DATA_SIZE       64  /* size in bytes reserved for initial data */
 176 #define CFG_GBL_DATA_OFFSET     (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
 177 #define CFG_INIT_SP_OFFSET      CFG_GBL_DATA_OFFSET
 178
 179 /*-----------------------------------------------------------------------
 180  * Start addresses for the final memory configuration
 181  * (Set up by the startup code)
 182  * Please note that CFG_SDRAM_BASE _must_ start at 0
 183  */
 184 #define CFG_SDRAM_BASE          0x00000000
 185 #define CFG_FLASH_BASE          0xFFF00000
 186 #if defined(DEBUG)
 187 #define CFG_MONITOR_LEN         (384 << 10)     /* Reserve 256 kB for Monitor   */
 188 #else
 189 #define CFG_MONITOR_LEN         (384 << 10)     /* Reserve 192 kB for Monitor   */
 190 #endif
 191 #define CFG_MONITOR_BASE        CFG_FLASH_BASE
 192 #define CFG_MALLOC_LEN          (128 << 10)     /* Reserve 128 kB for malloc()  */
 193
 194 /*
 195  * For booting Linux, the board info and command line data
 196  * have to be in the first 8 MB of memory, since this is
 197  * the maximum mapped by the Linux kernel during initialization.
 198  */
 199 #define CFG_BOOTMAPSZ           (8 << 20)       /* Initial Memory map for Linux */
 200
 201 /*-----------------------------------------------------------------------
 202  * FLASH organization
 203  */
 204 #define CFG_MAX_FLASH_BANKS     1       /* max number of memory banks           */
 205 #define CFG_MAX_FLASH_SECT      67      /* max number of sectors on one chip    */
 206
 207 #define CFG_FLASH_ERASE_TOUT    120000  /* Timeout for Flash Erase (in ms)      */
 208 #define CFG_FLASH_WRITE_TOUT    500     /* Timeout for Flash Write (in ms)      */
 209
 210 #define CFG_ENV_IS_IN_FLASH     1
 211 #define CFG_ENV_OFFSET          0x10000 /*   Offset   of Environment Sector     */
 212 #define CFG_ENV_SIZE            0x10000 /* Total Size of Environment Sector     */
 213
 214 /*-----------------------------------------------------------------------
 215  * Cache Configuration
 216  */
 217 #define CFG_CACHELINE_SIZE      16      /* For all MPC8xx CPUs                  */
 218 #if defined(CONFIG_CMD_KGDB)
 219 #define CFG_CACHELINE_SHIFT     4       /* log base 2 of the above value        */
 220 #endif
 221
 222 /*-----------------------------------------------------------------------
 223  * SYPCR - System Protection Control                            11-9
 224  * SYPCR can only be written once after reset!
 225  *-----------------------------------------------------------------------
 226  * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
 227  */
 228 #if defined(CONFIG_WATCHDOG)
 229 #define CFG_SYPCR       (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
 230                          SYPCR_SWE  | SYPCR_SWRI| SYPCR_SWP)
 231 #else
 232 /*
 233 #define CFG_SYPCR       (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
 234 */
 235 #define CFG_SYPCR       (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWRI | SYPCR_SWP)
 236 #endif
 237
 238 /*-----------------------------------------------------------------------
 239  * SIUMCR - SIU Module Configuration                            11-6
 240  *-----------------------------------------------------------------------
 241  * PCMCIA config., multi-function pin tri-state
 242  */
 243 #define CFG_SIUMCR      (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC00 | SIUMCR_FRC)
 244
 245 /*-----------------------------------------------------------------------
 246  * TBSCR - Time Base Status and Control                         11-26
 247  *-----------------------------------------------------------------------
 248  * Clear Reference Interrupt Status, Timebase freezing enabled
 249  */
 250 #define CFG_TBSCR       (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
 251
 252 /*-----------------------------------------------------------------------
 253  * RTCSC - Real-Time Clock Status and Control Register          11-27
 254  *-----------------------------------------------------------------------
 255  */
 256 #define CFG_RTCSC       (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
 257
 258 /*-----------------------------------------------------------------------
 259  * PISCR - Periodic Interrupt Status and Control                11-31
 260  *-----------------------------------------------------------------------
 261  * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
 262  */
 263 #define CFG_PISCR       (PISCR_PS | PISCR_PITF)
 264
 265 /*-----------------------------------------------------------------------
 266  * PLPRCR - PLL, Low-Power, and Reset Control Register          15-30
 267  *-----------------------------------------------------------------------
 268  * Reset PLL lock status sticky bit, timer expired status bit and timer
 269  * interrupt status bit
 270  *
 271  */
 272
 273 /*
 274  * for 48 MHz, we use a 4 MHz clock * 12
 275  */
 276 #define CFG_PLPRCR                                                      \
 277                 ( (12-1)<<PLPRCR_MF_SHIFT | PLPRCR_TEXPS | PLPRCR_LOLRE )
 278
 279 /*-----------------------------------------------------------------------
 280  * SCCR - System Clock and reset Control Register               15-27
 281  *-----------------------------------------------------------------------
 282  * Set clock output, timebase and RTC source and divider,
 283  * power management and some other internal clocks
 284  */
 285 #define SCCR_MASK       SCCR_EBDF11
 286 #define CFG_SCCR        (SCCR_RTDIV   | SCCR_RTSEL    | SCCR_CRQEN    | \
 287                          SCCR_PRQEN   | SCCR_EBDF00   | \
 288                          SCCR_COM01   | SCCR_DFSYNC00 | SCCR_DFBRG00  | \
 289                          SCCR_DFNL000 | SCCR_DFNH000  | SCCR_DFLCD001 | \
 290                          SCCR_DFALCD00)
 291
 292 #ifdef NOT_USED
 293 /*-----------------------------------------------------------------------
 294  * PCMCIA stuff
 295  *-----------------------------------------------------------------------
 296  *
 297  */
 298 #define CFG_PCMCIA_MEM_ADDR     (0xE0000000)
 299 #define CFG_PCMCIA_MEM_SIZE     ( 64 << 20 )
 300 #define CFG_PCMCIA_DMA_ADDR     (0xE4000000)
 301 #define CFG_PCMCIA_DMA_SIZE     ( 64 << 20 )
 302 #define CFG_PCMCIA_ATTRB_ADDR   (0xE8000000)
 303 #define CFG_PCMCIA_ATTRB_SIZE   ( 64 << 20 )
 304 #define CFG_PCMCIA_IO_ADDR      (0xEC000000)
 305 #define CFG_PCMCIA_IO_SIZE      ( 64 << 20 )
 306
 307 /*-----------------------------------------------------------------------
 308  * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
 309  *-----------------------------------------------------------------------
 310  */
 311
 312 #define CONFIG_IDE_PCCARD       1       /* Use IDE with PC Card Adapter */
 313
 314 #undef  CONFIG_IDE_PCMCIA               /* Direct IDE    not supported  */
 315 #undef  CONFIG_IDE_LED                  /* LED   for ide not supported  */
 316 #undef  CONFIG_IDE_RESET                /* reset for ide not supported  */
 317
 318 #define CFG_IDE_MAXBUS          1       /* max. 1 IDE bus               */
 319 #define CFG_IDE_MAXDEVICE       1       /* max. 1 drive per IDE bus     */
 320
 321 #define CFG_ATA_IDE0_OFFSET     0x0000
 322
 323 #define CFG_ATA_BASE_ADDR       CFG_PCMCIA_MEM_ADDR
 324
 325 /* Offset for data I/O                  */
 326 #define CFG_ATA_DATA_OFFSET     (CFG_PCMCIA_MEM_SIZE + 0x320)
 327
 328 /* Offset for normal register accesses  */
 329 #define CFG_ATA_REG_OFFSET      (2 * CFG_PCMCIA_MEM_SIZE + 0x320)
 330
 331 /* Offset for alternate registers       */
 332 #define CFG_ATA_ALT_OFFSET      0x0100
 333
 334 #endif
 335
 336 /************************************************************
 337  * Disk-On-Chip configuration
 338  ************************************************************/
 339 #define CFG_MAX_DOC_DEVICE      1       /* Max number of DOC devices            */
 340 #define CFG_DOC_SHORT_TIMEOUT
 341 #define CFG_DOC_SUPPORT_2000
 342 #define CFG_DOC_SUPPORT_MILLENNIUM
 343
 344 /*-----------------------------------------------------------------------
 345  *
 346  *-----------------------------------------------------------------------
 347  *
 348  */
 349 /*#define       CFG_DER 0x2002000F*/
 350 #define CFG_DER 0
 351
 352 /*
 353  * Init Memory Controller:
 354  *
 355  * BR0/1 and OR0/1 (FLASH)
 356  */
 357
 358 #define FLASH_BASE0_PRELIM      0xFFF00000      /* FLASH bank #0        */
 359 #define FLASH_BASE1_PRELIM      0x04000000      /* D.O.C Millenium      */
 360
 361 /* used to re-map FLASH both when starting from SRAM or FLASH:
 362  * restrict access enough to keep SRAM working (if any)
 363  * but not too much to meddle with FLASH accesses
 364  */
 365 #define CFG_PRELIM_OR_AM        0xFFF80000      /* OR addr mask */
 366
 367 /* FLASH timing: ACS = 00, TRLX = 0, CSNT = 1, SCY = 7, EHTR = 1        */
 368 #define CFG_OR_TIMING_FLASH  (OR_ACS_DIV1 | OR_BI | OR_SCY_7_CLK | OR_EHTR)
 369
 370 #define CFG_OR_TIMING_MSYS   (OR_ACS_DIV1 | OR_BI)
 371
 372 #define CFG_OR0_PRELIM  (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH)
 373 #define CFG_BR0_PRELIM  ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_PS_8 | BR_V)
 374
 375 #define CFG_OR1_PRELIM  (CFG_PRELIM_OR_AM | CFG_OR_TIMING_MSYS)
 376 #define CFG_BR1_PRELIM  ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_MS_UPMB | \
 377                           BR_PS_8 | BR_V)
 378
 379 /*
 380  * BR4 and OR4 (SDRAM)
 381  *
 382  */
 383 #define SDRAM_BASE4_PRELIM      0x00000000      /* SDRAM bank #0        */
 384 #define SDRAM_MAX_SIZE          0x04000000      /* max 64 MB per bank   */
 385
 386 /*
 387  * SDRAM timing:
 388  */
 389 #define CFG_OR_TIMING_SDRAM     (OR_CSNT_SAM)
 390
 391 #define CFG_OR4_PRELIM  (~(SDRAM_MAX_SIZE-1) | CFG_OR_TIMING_SDRAM )
 392 #define CFG_BR4_PRELIM  ((SDRAM_BASE4_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
 393
 394 /*
 395  * Memory Periodic Timer Prescaler
 396  */
 397
 398 /* periodic timer for refresh */
 399 #define CFG_MAMR_PTA    187             /* start with divider for 48 MHz        */
 400
 401 /* refresh rate 15.6 us (= 64 ms / 4K = 62.4 / quad bursts) for <= 128 MBit     */
 402 #define CFG_MPTPR_2BK_4K        MPTPR_PTP_DIV16         /* setting for 2 banks  */
 403 #define CFG_MPTPR_1BK_4K        MPTPR_PTP_DIV32         /* setting for 1 bank   */
 404
 405 /* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit         */
 406 #define CFG_MPTPR_2BK_8K        MPTPR_PTP_DIV8          /* setting for 2 banks  */
 407 #define CFG_MPTPR_1BK_8K        MPTPR_PTP_DIV16         /* setting for 1 bank   */
 408
 409 /*
 410  * MAMR settings for SDRAM
 411  */
 412
 413 /* 8 column SDRAM */
 414 #define CFG_MAMR_8COL   ((CFG_MAMR_PTA << MAMR_PTA_SHIFT)  | MAMR_PTAE      |   \
 415                          MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 |   \
 416                          MAMR_RLFA_1X    | MAMR_WLFA_1X    | MAMR_TLFA_4X)
 417 /* 9 column SDRAM */
 418 #define CFG_MAMR_9COL   ((CFG_MAMR_PTA << MAMR_PTA_SHIFT)  | MAMR_PTAE      |   \
 419                          MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 |   \
 420                          MAMR_RLFA_1X    | MAMR_WLFA_1X    | MAMR_TLFA_4X)
 421
 422
 423 /*
 424  * Internal Definitions
 425  *
 426  * Boot Flags
 427  */
 428 #define BOOTFLAG_COLD   0x01            /* Normal Power-On: Boot from FLASH     */
 429 #define BOOTFLAG_WARM   0x02            /* Software reboot                      */
 430
 431 /*
 432  * JFFS2 partitions
 433  *
 434  */
 435 /* No command line, one static partition, whole device */
 436 #undef CONFIG_JFFS2_CMDLINE
 437 #define CONFIG_JFFS2_DEV                "nor0"
 438 #define CONFIG_JFFS2_PART_SIZE          0xFFFFFFFF
 439 #define CONFIG_JFFS2_PART_OFFSET        0x00000000
 440
 441 /* mtdparts command line support */
 442 /* Note: fake mtd_id used, no linux mtd map file */
 443 /*
 444 #define CONFIG_JFFS2_CMDLINE
 445 #define MTDIDS_DEFAULT          ""
 446 #define MTDPARTS_DEFAULT        ""
 447 */
 448
 449 #endif  /* __CONFIG_H */