]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/omap3_pandora.h
28f8a3ee426cbc9ec898b8aa0a182a5868b75365
[people/ms/u-boot.git] / include / configs / omap3_pandora.h
1 /*
2 * (C) Copyright 2008-2010
3 * GraÅžvydas Ignotas <notasas@gmail.com>
4 *
5 * Configuration settings for the OMAP3 Pandora.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23 #ifndef __CONFIG_H
24 #define __CONFIG_H
25
26 /*
27 * High Level Configuration Options
28 */
29 #define CONFIG_OMAP 1 /* in a TI OMAP core */
30 #define CONFIG_OMAP34XX 1 /* which is a 34XX */
31 #define CONFIG_OMAP3_PANDORA 1 /* working with pandora */
32 #define CONFIG_OMAP_GPIO
33
34 #define CONFIG_SDRC /* The chip has SDRC controller */
35
36 #include <asm/arch/cpu.h> /* get chip and board defs */
37 #include <asm/arch/omap3.h>
38
39 /*
40 * Display CPU and Board information
41 */
42 #define CONFIG_DISPLAY_CPUINFO 1
43 #define CONFIG_DISPLAY_BOARDINFO 1
44
45 /* Clock Defines */
46 #define V_OSCK 26000000 /* Clock output from T2 */
47 #define V_SCLK (V_OSCK >> 1)
48
49 #undef CONFIG_USE_IRQ /* no support for IRQs */
50 #define CONFIG_MISC_INIT_R
51
52 #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
53 #define CONFIG_SETUP_MEMORY_TAGS 1
54 #define CONFIG_INITRD_TAG 1
55 #define CONFIG_REVISION_TAG 1
56
57 #define CONFIG_OF_LIBFDT 1
58
59 /*
60 * Size of malloc() pool
61 */
62 #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
63 #define CONFIG_SYS_MALLOC_LEN (1024 * 1024 + CONFIG_ENV_SIZE)
64
65 /*
66 * Hardware drivers
67 */
68
69 #define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
70 #define CONFIG_SYS_DEVICE_NULLDEV 1
71
72 /* USB */
73 #define CONFIG_MUSB_UDC 1
74 #define CONFIG_USB_OMAP3 1
75 #define CONFIG_TWL4030_USB 1
76
77 /* USB device configuration */
78 #define CONFIG_USB_DEVICE 1
79 #define CONFIG_USB_TTY 1
80
81 /*
82 * NS16550 Configuration
83 */
84 #define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
85
86 #define CONFIG_SYS_NS16550
87 #define CONFIG_SYS_NS16550_SERIAL
88 #define CONFIG_SYS_NS16550_REG_SIZE (-4)
89 #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
90
91 /*
92 * select serial console configuration
93 */
94 #define CONFIG_CONS_INDEX 3
95 #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
96 #define CONFIG_SERIAL3 3
97
98 /* allow to overwrite serial and ethaddr */
99 #define CONFIG_ENV_OVERWRITE
100 #define CONFIG_BAUDRATE 115200
101 #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, \
102 115200}
103 #define CONFIG_GENERIC_MMC 1
104 #define CONFIG_MMC 1
105 #define CONFIG_OMAP_HSMMC 1
106 #define CONFIG_DOS_PARTITION 1
107
108 /* commands to include */
109 #include <config_cmd_default.h>
110
111 #define CONFIG_CMD_EXT2 /* EXT2 Support */
112 #define CONFIG_CMD_FAT /* FAT support */
113
114 #define CONFIG_CMD_I2C /* I2C serial bus support */
115 #define CONFIG_CMD_MMC /* MMC support */
116 #define CONFIG_CMD_NAND /* NAND support */
117 #define CONFIG_CMD_CACHE /* Cache control */
118
119 #undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
120 #undef CONFIG_CMD_FPGA /* FPGA configuration Support */
121 #undef CONFIG_CMD_IMI /* iminfo */
122 #undef CONFIG_CMD_IMLS /* List all found images */
123 #undef CONFIG_CMD_NET /* bootp, tftpboot, rarpboot */
124 #undef CONFIG_CMD_NFS /* NFS support */
125
126 #define CONFIG_SYS_NO_FLASH
127 #define CONFIG_HARD_I2C 1
128 #define CONFIG_SYS_I2C_SPEED 100000
129 #define CONFIG_SYS_I2C_SLAVE 1
130 #define CONFIG_SYS_I2C_BUS 0
131 #define CONFIG_SYS_I2C_BUS_SELECT 1
132 #define CONFIG_DRIVER_OMAP34XX_I2C 1
133
134 /*
135 * TWL4030
136 */
137 #define CONFIG_TWL4030_POWER 1
138 #define CONFIG_TWL4030_LED 1
139
140 /*
141 * Board NAND Info.
142 */
143 #define CONFIG_NAND_OMAP_GPMC
144 #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
145 /* to access nand */
146 #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
147 /* to access nand */
148 /* at CS0 */
149 #define GPMC_NAND_ECC_LP_x16_LAYOUT 1
150
151 #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */
152 /* devices */
153
154 #ifdef CONFIG_CMD_NAND
155 #define CONFIG_CMD_MTDPARTS
156 #define CONFIG_MTD_PARTITIONS
157 #define CONFIG_MTD_DEVICE
158 #define CONFIG_CMD_UBI
159 #define CONFIG_CMD_UBIFS
160 #define CONFIG_RBTREE
161 #define CONFIG_LZO
162
163 #define MTDIDS_DEFAULT "nand0=nand"
164 #define MTDPARTS_DEFAULT "mtdparts=nand:512k(xloader),"\
165 "1920k(uboot),128k(uboot-env),"\
166 "10m(boot),-(rootfs)"
167 #else
168 #define MTDPARTS_DEFAULT
169 #endif
170
171 /* Environment information */
172 #define CONFIG_BOOTDELAY 1
173
174 #define CONFIG_EXTRA_ENV_SETTINGS \
175 "usbtty=cdc_acm\0" \
176 "loadaddr=0x82000000\0" \
177 "bootargs=ubi.mtd=4 ubi.mtd=3 root=ubi0:rootfs rootfstype=ubifs " \
178 "rw rootflags=bulk_read vram=6272K omapfb.vram=0:3000K\0" \
179 "mtdparts=" MTDPARTS_DEFAULT "\0" \
180
181 #define CONFIG_BOOTCOMMAND \
182 "if mmc rescan && fatload mmc1 0 ${loadaddr} autoboot.scr || " \
183 "ext2load mmc1 0 ${loadaddr} autoboot.scr; then " \
184 "source ${loadaddr}; " \
185 "fi; " \
186 "ubi part boot && ubifsmount boot && ubifsload ${loadaddr} uImage && bootm ${loadaddr}"
187
188 #define CONFIG_AUTO_COMPLETE 1
189 /*
190 * Miscellaneous configurable options
191 */
192 #define CONFIG_SYS_LONGHELP /* undef to save memory */
193 #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
194 #define CONFIG_SYS_PROMPT "Pandora # "
195 #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
196 /* Print Buffer Size */
197 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
198 sizeof(CONFIG_SYS_PROMPT) + 16)
199 #define CONFIG_SYS_MAXARGS 16 /* max number of command */
200 /* args */
201 /* Boot Argument Buffer Size */
202 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
203 /* memtest works on */
204 #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
205 #define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
206 0x01F00000) /* 31MB */
207
208 #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */
209 /* address */
210
211 /*
212 * OMAP3 has 12 GP timers, they can be driven by the system clock
213 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
214 * This rate is divided by a local divisor.
215 */
216 #define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
217 #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
218 #define CONFIG_SYS_HZ 1000
219
220 /*-----------------------------------------------------------------------
221 * Stack sizes
222 *
223 * The stack sizes are set up in start.S using the settings below
224 */
225 #define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
226
227 /*-----------------------------------------------------------------------
228 * Physical Memory Map
229 */
230 #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
231 #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
232 #define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
233 #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
234
235 #define CONFIG_SYS_TEXT_BASE 0x80008000
236 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
237 #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
238 #define CONFIG_SYS_INIT_RAM_SIZE 0x800
239 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
240 CONFIG_SYS_INIT_RAM_SIZE - \
241 GENERATED_GBL_DATA_SIZE)
242
243 /*-----------------------------------------------------------------------
244 * FLASH and environment organization
245 */
246
247 /* **** PISMO SUPPORT *** */
248
249 /* Configure the PISMO */
250 #define PISMO1_NAND_SIZE GPMC_SIZE_128M
251 #define PISMO1_ONEN_SIZE GPMC_SIZE_128M
252
253 #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
254
255 #if defined(CONFIG_CMD_NAND)
256 #define CONFIG_SYS_FLASH_BASE PISMO1_NAND_BASE
257 #endif
258
259 /* Monitor at start of flash */
260 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
261
262 #define CONFIG_ENV_IS_IN_NAND 1
263 #define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
264
265 #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
266 #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
267 #define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
268
269 #define CONFIG_SYS_CACHELINE_SIZE 64
270
271 #endif /* __CONFIG_H */