]>
git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/sbc8349.h
2 * WindRiver SBC8349 U-Boot configuration file.
3 * Copyright (c) 2006, 2007 Wind River Systems, Inc.
5 * Paul Gortmaker <paul.gortmaker@windriver.com>
6 * Based on the MPC8349EMDS config.
8 * See file CREDITS for list of people who contributed to this
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
28 * sbc8349 board configuration file.
35 * High Level Configuration Options
37 #define CONFIG_E300 1 /* E300 Family */
38 #define CONFIG_MPC83XX 1 /* MPC83XX family */
39 #define CONFIG_MPC834X 1 /* MPC834X family */
40 #define CONFIG_MPC8349 1 /* MPC8349 specific */
41 #define CONFIG_SBC8349 1 /* WRS SBC8349 board specific */
44 /* Don't enable PCI2 on sbc834x - it doesn't exist physically. */
45 #undef CONFIG_MPC83XX_PCI2 /* support for 2nd PCI controller */
49 #define CONFIG_83XX_CLKIN 66000000 /* in Hz */
51 #define CONFIG_83XX_CLKIN 33000000 /* in Hz */
54 #ifndef CONFIG_SYS_CLK_FREQ
56 #define CONFIG_SYS_CLK_FREQ 66000000
57 #define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_4X1
59 #define CONFIG_SYS_CLK_FREQ 33000000
60 #define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_8X1
64 #undef CONFIG_BOARD_EARLY_INIT_F /* call board_pre_init */
66 #define CONFIG_SYS_IMMR 0xE0000000
68 #undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */
69 #define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest region */
70 #define CONFIG_SYS_MEMTEST_END 0x00100000
75 #undef CONFIG_DDR_ECC /* only for ECC DDR module */
76 #undef CONFIG_DDR_ECC_CMD /* use DDR ECC user commands */
77 #define CONFIG_SPD_EEPROM /* use SPD EEPROM for DDR setup*/
78 #define CONFIG_SYS_83XX_DDR_USES_CS0 /* WRS; Fsl board uses CS2/CS3 */
81 * 32-bit data path mode.
83 * Please note that using this mode for devices with the real density of 64-bit
84 * effectively reduces the amount of available memory due to the effect of
85 * wrapping around while translating address to row/columns, for example in the
86 * 256MB module the upper 128MB get aliased with contents of the lower
87 * 128MB); normally this define should be used for devices with real 32-bit
90 #undef CONFIG_DDR_32BIT
92 #define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is system memory*/
93 #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE
94 #define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE
95 #define CONFIG_SYS_DDR_SDRAM_CLK_CNTL (DDR_SDRAM_CLK_CNTL_SS_EN | \
96 DDR_SDRAM_CLK_CNTL_CLK_ADJUST_075)
97 #define CONFIG_DDR_2T_TIMING
99 #if defined(CONFIG_SPD_EEPROM)
101 * Determine DDR configuration from I2C interface.
103 #define SPD_EEPROM_ADDRESS 0x52 /* DDR DIMM */
107 * Manually set up DDR parameters
108 * NB: manual DDR setup untested on sbc834x
110 #define CONFIG_SYS_DDR_SIZE 256 /* MB */
111 #define CONFIG_SYS_DDR_CONFIG (CSCONFIG_EN | CSCONFIG_ROW_BIT_13 | CSCONFIG_COL_BIT_10)
112 #define CONFIG_SYS_DDR_TIMING_1 0x36332321
113 #define CONFIG_SYS_DDR_TIMING_2 0x00000800 /* P9-45,may need tuning */
114 #define CONFIG_SYS_DDR_CONTROL 0xc2000000 /* unbuffered,no DYN_PWR */
115 #define CONFIG_SYS_DDR_INTERVAL 0x04060100 /* autocharge,no open page */
117 #if defined(CONFIG_DDR_32BIT)
118 /* set burst length to 8 for 32-bit data path */
119 #define CONFIG_SYS_DDR_MODE 0x00000023 /* DLL,normal,seq,4/2.5, 8 burst len */
121 /* the default burst length is 4 - for 64-bit data path */
122 #define CONFIG_SYS_DDR_MODE 0x00000022 /* DLL,normal,seq,4/2.5, 4 burst len */
127 * SDRAM on the Local Bus
129 #define CONFIG_SYS_LBC_SDRAM_BASE 0x10000000 /* Localbus SDRAM */
130 #define CONFIG_SYS_LBC_SDRAM_SIZE 128 /* LBC SDRAM is 128MB */
133 * FLASH on the Local Bus
135 #define CONFIG_SYS_FLASH_CFI /* use the Common Flash Interface */
136 #define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */
137 #define CONFIG_SYS_FLASH_BASE 0xFF800000 /* start of FLASH */
138 #define CONFIG_SYS_FLASH_SIZE 8 /* flash size in MB */
139 /* #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE */
141 #define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | /* flash Base address */ \
142 (2 << BR_PS_SHIFT) | /* 32 bit port size */ \
145 #define CONFIG_SYS_OR0_PRELIM 0xFF806FF7 /* 8 MB flash size */
146 #define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE /* window base at flash base */
147 #define CONFIG_SYS_LBLAWAR0_PRELIM 0x80000016 /* 8 MB window size */
149 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
150 #define CONFIG_SYS_MAX_FLASH_SECT 64 /* sectors per device */
152 #undef CONFIG_SYS_FLASH_CHECKSUM
153 #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
154 #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
156 #define CONFIG_SYS_MID_FLASH_JUMP 0x7F000000
157 #define CONFIG_SYS_MONITOR_BASE TEXT_BASE /* start of monitor */
159 #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
160 #define CONFIG_SYS_RAMBOOT
162 #undef CONFIG_SYS_RAMBOOT
165 #define CONFIG_L1_INIT_RAM
166 #define CONFIG_SYS_INIT_RAM_LOCK 1
167 #define CONFIG_SYS_INIT_RAM_ADDR 0xFD000000 /* Initial RAM address */
168 #define CONFIG_SYS_INIT_RAM_END 0x1000 /* End of used area in RAM*/
170 #define CONFIG_SYS_GBL_DATA_SIZE 0x100 /* num bytes initial data */
171 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
172 #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
174 #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
175 #define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserved for malloc */
178 * Local Bus LCRR and LBCR regs
179 * LCRR: DLL bypass, Clock divider is 4
180 * External Local Bus rate is
181 * CLKIN * HRCWL_CSB_TO_CLKIN / HRCWL_LCL_BUS_TO_SCB_CLK / LCRR_CLKDIV
183 #define CONFIG_SYS_LCRR (LCRR_DBYP | LCRR_CLKDIV_4)
184 #define CONFIG_SYS_LBC_LBCR 0x00000000
186 #undef CONFIG_SYS_LB_SDRAM /* if board has SDRAM on local bus */
188 #ifdef CONFIG_SYS_LB_SDRAM
189 /* Local bus BR2, OR2 definition for SDRAM if soldered on the board*/
191 * Base Register 2 and Option Register 2 configure SDRAM.
192 * The SDRAM base address, CONFIG_SYS_LBC_SDRAM_BASE, is 0xf0000000.
195 * Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0
196 * port-size = 32-bits = BR2[19:20] = 11
197 * no parity checking = BR2[21:22] = 00
198 * SDRAM for MSEL = BR2[24:26] = 011
201 * 0 4 8 12 16 20 24 28
202 * 1111 0000 0000 0000 0001 1000 0110 0001 = F0001861
204 * FIXME: CONFIG_SYS_LBC_SDRAM_BASE should be masked and OR'ed into
205 * FIXME: the top 17 bits of BR2.
208 #define CONFIG_SYS_BR2_PRELIM 0xF0001861 /* Port-size=32bit, MSEL=SDRAM */
209 #define CONFIG_SYS_LBLAWBAR2_PRELIM 0xF0000000
210 #define CONFIG_SYS_LBLAWAR2_PRELIM 0x80000019 /* 64M */
213 * The SDRAM size in MB, CONFIG_SYS_LBC_SDRAM_SIZE, is 64.
216 * 64MB mask for AM, OR2[0:7] = 1111 1100
217 * XAM, OR2[17:18] = 11
218 * 9 columns OR2[19-21] = 010
219 * 13 rows OR2[23-25] = 100
220 * EAD set for extra time OR[31] = 1
222 * 0 4 8 12 16 20 24 28
223 * 1111 1100 0000 0000 0110 1001 0000 0001 = FC006901
226 #define CONFIG_SYS_OR2_PRELIM 0xFC006901
228 #define CONFIG_SYS_LBC_LSRT 0x32000000 /* LB sdram refresh timer, about 6us */
229 #define CONFIG_SYS_LBC_MRTPR 0x20000000 /* LB refresh timer prescal, 266MHz/32 */
234 #define CONFIG_SYS_LBC_LSDMR_RFEN (1 << (31 - 1))
235 #define CONFIG_SYS_LBC_LSDMR_BSMA1516 (3 << (31 - 10))
236 #define CONFIG_SYS_LBC_LSDMR_BSMA1617 (4 << (31 - 10))
237 #define CONFIG_SYS_LBC_LSDMR_RFCR5 (3 << (31 - 16))
238 #define CONFIG_SYS_LBC_LSDMR_RFCR8 (5 << (31 - 16))
239 #define CONFIG_SYS_LBC_LSDMR_RFCR16 (7 << (31 - 16))
240 #define CONFIG_SYS_LBC_LSDMR_PRETOACT3 (3 << (31 - 19))
241 #define CONFIG_SYS_LBC_LSDMR_PRETOACT6 (5 << (31 - 19))
242 #define CONFIG_SYS_LBC_LSDMR_PRETOACT7 (7 << (31 - 19))
243 #define CONFIG_SYS_LBC_LSDMR_ACTTORW3 (3 << (31 - 22))
244 #define CONFIG_SYS_LBC_LSDMR_ACTTORW7 (7 << (31 - 22))
245 #define CONFIG_SYS_LBC_LSDMR_ACTTORW6 (6 << (31 - 22))
246 #define CONFIG_SYS_LBC_LSDMR_BL8 (1 << (31 - 23))
247 #define CONFIG_SYS_LBC_LSDMR_WRC2 (2 << (31 - 27))
248 #define CONFIG_SYS_LBC_LSDMR_WRC3 (3 << (31 - 27))
249 #define CONFIG_SYS_LBC_LSDMR_WRC4 (0 << (31 - 27))
250 #define CONFIG_SYS_LBC_LSDMR_BUFCMD (1 << (31 - 29))
251 #define CONFIG_SYS_LBC_LSDMR_CL3 (3 << (31 - 31))
253 #define CONFIG_SYS_LBC_LSDMR_OP_NORMAL (0 << (31 - 4))
254 #define CONFIG_SYS_LBC_LSDMR_OP_ARFRSH (1 << (31 - 4))
255 #define CONFIG_SYS_LBC_LSDMR_OP_SRFRSH (2 << (31 - 4))
256 #define CONFIG_SYS_LBC_LSDMR_OP_MRW (3 << (31 - 4))
257 #define CONFIG_SYS_LBC_LSDMR_OP_PRECH (4 << (31 - 4))
258 #define CONFIG_SYS_LBC_LSDMR_OP_PCHALL (5 << (31 - 4))
259 #define CONFIG_SYS_LBC_LSDMR_OP_ACTBNK (6 << (31 - 4))
260 #define CONFIG_SYS_LBC_LSDMR_OP_RWINV (7 << (31 - 4))
262 #define CONFIG_SYS_LBC_LSDMR_COMMON ( CONFIG_SYS_LBC_LSDMR_RFEN \
263 | CONFIG_SYS_LBC_LSDMR_BSMA1516 \
264 | CONFIG_SYS_LBC_LSDMR_RFCR8 \
265 | CONFIG_SYS_LBC_LSDMR_PRETOACT6 \
266 | CONFIG_SYS_LBC_LSDMR_ACTTORW3 \
267 | CONFIG_SYS_LBC_LSDMR_BL8 \
268 | CONFIG_SYS_LBC_LSDMR_WRC3 \
269 | CONFIG_SYS_LBC_LSDMR_CL3 \
273 * SDRAM Controller configuration sequence.
275 #define CONFIG_SYS_LBC_LSDMR_1 ( CONFIG_SYS_LBC_LSDMR_COMMON \
276 | CONFIG_SYS_LBC_LSDMR_OP_PCHALL)
277 #define CONFIG_SYS_LBC_LSDMR_2 ( CONFIG_SYS_LBC_LSDMR_COMMON \
278 | CONFIG_SYS_LBC_LSDMR_OP_ARFRSH)
279 #define CONFIG_SYS_LBC_LSDMR_3 ( CONFIG_SYS_LBC_LSDMR_COMMON \
280 | CONFIG_SYS_LBC_LSDMR_OP_ARFRSH)
281 #define CONFIG_SYS_LBC_LSDMR_4 ( CONFIG_SYS_LBC_LSDMR_COMMON \
282 | CONFIG_SYS_LBC_LSDMR_OP_MRW)
283 #define CONFIG_SYS_LBC_LSDMR_5 ( CONFIG_SYS_LBC_LSDMR_COMMON \
284 | CONFIG_SYS_LBC_LSDMR_OP_NORMAL)
290 #define CONFIG_CONS_INDEX 1
291 #undef CONFIG_SERIAL_SOFTWARE_FIFO
292 #define CONFIG_SYS_NS16550
293 #define CONFIG_SYS_NS16550_SERIAL
294 #define CONFIG_SYS_NS16550_REG_SIZE 1
295 #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
297 #define CONFIG_SYS_BAUDRATE_TABLE \
298 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
300 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500)
301 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600)
303 #define CONFIG_CMDLINE_EDITING 1 /* add command line history */
304 /* Use the HUSH parser */
305 #define CONFIG_SYS_HUSH_PARSER
306 #ifdef CONFIG_SYS_HUSH_PARSER
307 #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
310 /* pass open firmware flat tree */
311 #define CONFIG_OF_LIBFDT 1
312 #define CONFIG_OF_BOARD_SETUP 1
313 #define CONFIG_OF_STDOUT_VIA_ALIAS 1
316 #define CONFIG_HARD_I2C /* I2C with hardware support*/
317 #undef CONFIG_SOFT_I2C /* I2C bit-banged */
318 #define CONFIG_FSL_I2C
319 #define CONFIG_I2C_CMD_TREE
320 #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
321 #define CONFIG_SYS_I2C_SLAVE 0x7F
322 #define CONFIG_SYS_I2C_NOPROBES {0x69} /* Don't probe these addrs */
323 #define CONFIG_SYS_I2C1_OFFSET 0x3000
324 #define CONFIG_SYS_I2C2_OFFSET 0x3100
325 #define CONFIG_SYS_I2C_OFFSET CONFIG_SYS_I2C2_OFFSET
326 /* could also use CONFIG_I2C_MULTI_BUS and CONFIG_SPD_BUS_NUM... */
329 #define CONFIG_SYS_TSEC1_OFFSET 0x24000
330 #define CONFIG_SYS_TSEC1 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC1_OFFSET)
331 #define CONFIG_SYS_TSEC2_OFFSET 0x25000
332 #define CONFIG_SYS_TSEC2 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC2_OFFSET)
336 * Addresses are mapped 1-1.
338 #define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
339 #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
340 #define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */
341 #define CONFIG_SYS_PCI1_MMIO_BASE 0x90000000
342 #define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE
343 #define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000 /* 256M */
344 #define CONFIG_SYS_PCI1_IO_BASE 0x00000000
345 #define CONFIG_SYS_PCI1_IO_PHYS 0xE2000000
346 #define CONFIG_SYS_PCI1_IO_SIZE 0x00100000 /* 1M */
348 #define CONFIG_SYS_PCI2_MEM_BASE 0xA0000000
349 #define CONFIG_SYS_PCI2_MEM_PHYS CONFIG_SYS_PCI2_MEM_BASE
350 #define CONFIG_SYS_PCI2_MEM_SIZE 0x10000000 /* 256M */
351 #define CONFIG_SYS_PCI2_MMIO_BASE 0xB0000000
352 #define CONFIG_SYS_PCI2_MMIO_PHYS CONFIG_SYS_PCI2_MMIO_BASE
353 #define CONFIG_SYS_PCI2_MMIO_SIZE 0x10000000 /* 256M */
354 #define CONFIG_SYS_PCI2_IO_BASE 0x00000000
355 #define CONFIG_SYS_PCI2_IO_PHYS 0xE2100000
356 #define CONFIG_SYS_PCI2_IO_SIZE 0x00100000 /* 1M */
358 #if defined(CONFIG_PCI)
362 #if defined(PCI_64BIT)
368 #define CONFIG_NET_MULTI
369 #define CONFIG_PCI_PNP /* do pci plug-and-play */
371 #undef CONFIG_EEPRO100
374 #if !defined(CONFIG_PCI_PNP)
375 #define PCI_ENET0_IOADDR 0xFIXME
376 #define PCI_ENET0_MEMADDR 0xFIXME
377 #define PCI_IDSEL_NUMBER 0xFIXME
380 #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
381 #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */
383 #endif /* CONFIG_PCI */
388 #define CONFIG_TSEC_ENET /* TSEC ethernet support */
390 #if defined(CONFIG_TSEC_ENET)
391 #ifndef CONFIG_NET_MULTI
392 #define CONFIG_NET_MULTI 1
395 #define CONFIG_TSEC1 1
396 #define CONFIG_TSEC1_NAME "TSEC0"
397 #define CONFIG_TSEC2 1
398 #define CONFIG_TSEC2_NAME "TSEC1"
399 #define CONFIG_PHY_BCM5421S 1
400 #define TSEC1_PHY_ADDR 0x19
401 #define TSEC2_PHY_ADDR 0x1a
402 #define TSEC1_PHYIDX 0
403 #define TSEC2_PHYIDX 0
404 #define TSEC1_FLAGS TSEC_GIGABIT
405 #define TSEC2_FLAGS TSEC_GIGABIT
407 /* Options are: TSEC[0-1] */
408 #define CONFIG_ETHPRIME "TSEC0"
410 #endif /* CONFIG_TSEC_ENET */
415 #ifndef CONFIG_SYS_RAMBOOT
416 #define CONFIG_ENV_IS_IN_FLASH 1
417 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
418 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K(one sector) for env */
419 #define CONFIG_ENV_SIZE 0x2000
421 /* Address and size of Redundant Environment Sector */
422 #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
423 #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
426 #define CONFIG_SYS_NO_FLASH 1 /* Flash is not usable now */
427 #define CONFIG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */
428 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000)
429 #define CONFIG_ENV_SIZE 0x2000
432 #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
433 #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
439 #define CONFIG_BOOTP_BOOTFILESIZE
440 #define CONFIG_BOOTP_BOOTPATH
441 #define CONFIG_BOOTP_GATEWAY
442 #define CONFIG_BOOTP_HOSTNAME
446 * Command line configuration.
448 #include <config_cmd_default.h>
450 #define CONFIG_CMD_I2C
451 #define CONFIG_CMD_MII
452 #define CONFIG_CMD_PING
454 #if defined(CONFIG_PCI)
455 #define CONFIG_CMD_PCI
458 #if defined(CONFIG_SYS_RAMBOOT)
459 #undef CONFIG_CMD_ENV
460 #undef CONFIG_CMD_LOADS
464 #undef CONFIG_WATCHDOG /* watchdog disabled */
467 * Miscellaneous configurable options
469 #define CONFIG_SYS_LONGHELP /* undef to save memory */
470 #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
471 #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
473 #if defined(CONFIG_CMD_KGDB)
474 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
476 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
479 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
480 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
481 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
482 #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */
485 * For booting Linux, the board info and command line data
486 * have to be in the first 8 MB of memory, since this is
487 * the maximum mapped by the Linux kernel during initialization.
489 #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux*/
491 #define CONFIG_SYS_RCWH_PCIHOST 0x80000000 /* PCIHOST */
494 #define CONFIG_SYS_HRCW_LOW (\
495 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
496 HRCWL_DDR_TO_SCB_CLK_1X1 |\
497 HRCWL_CSB_TO_CLKIN |\
499 HRCWL_CORE_TO_CSB_2X1)
501 #define CONFIG_SYS_HRCW_LOW (\
502 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
503 HRCWL_DDR_TO_SCB_CLK_1X1 |\
504 HRCWL_CSB_TO_CLKIN |\
506 HRCWL_CORE_TO_CSB_3X1)
508 #define CONFIG_SYS_HRCW_LOW (\
509 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
510 HRCWL_DDR_TO_SCB_CLK_1X1 |\
511 HRCWL_CSB_TO_CLKIN |\
513 HRCWL_CORE_TO_CSB_2X1)
515 #define CONFIG_SYS_HRCW_LOW (\
516 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
517 HRCWL_DDR_TO_SCB_CLK_1X1 |\
518 HRCWL_CSB_TO_CLKIN |\
520 HRCWL_CORE_TO_CSB_1X1)
522 #define CONFIG_SYS_HRCW_LOW (\
523 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
524 HRCWL_DDR_TO_SCB_CLK_1X1 |\
525 HRCWL_CSB_TO_CLKIN |\
527 HRCWL_CORE_TO_CSB_1X1)
530 #if defined(PCI_64BIT)
531 #define CONFIG_SYS_HRCW_HIGH (\
534 HRCWH_PCI1_ARBITER_ENABLE |\
535 HRCWH_PCI2_ARBITER_DISABLE |\
537 HRCWH_FROM_0X00000100 |\
538 HRCWH_BOOTSEQ_DISABLE |\
539 HRCWH_SW_WATCHDOG_DISABLE |\
540 HRCWH_ROM_LOC_LOCAL_16BIT |\
541 HRCWH_TSEC1M_IN_GMII |\
542 HRCWH_TSEC2M_IN_GMII )
544 #define CONFIG_SYS_HRCW_HIGH (\
547 HRCWH_PCI1_ARBITER_ENABLE |\
548 HRCWH_PCI2_ARBITER_ENABLE |\
550 HRCWH_FROM_0X00000100 |\
551 HRCWH_BOOTSEQ_DISABLE |\
552 HRCWH_SW_WATCHDOG_DISABLE |\
553 HRCWH_ROM_LOC_LOCAL_16BIT |\
554 HRCWH_TSEC1M_IN_GMII |\
555 HRCWH_TSEC2M_IN_GMII )
558 /* System IO Config */
559 #define CONFIG_SYS_SICRH SICRH_TSOBI1
560 #define CONFIG_SYS_SICRL SICRL_LDP_A
562 #define CONFIG_SYS_HID0_INIT 0x000000000
563 #define CONFIG_SYS_HID0_FINAL HID0_ENABLE_MACHINE_CHECK
565 /* #define CONFIG_SYS_HID0_FINAL (\
566 HID0_ENABLE_INSTRUCTION_CACHE |\
568 HID0_ENABLE_ADDRESS_BROADCAST ) */
571 #define CONFIG_SYS_HID2 HID2_HBE
573 #define CONFIG_HIGH_BATS 1 /* High BATs supported */
575 /* DDR @ 0x00000000 */
576 #define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
577 #define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
579 /* PCI @ 0x80000000 */
581 #define CONFIG_SYS_IBAT1L (CONFIG_SYS_PCI1_MEM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
582 #define CONFIG_SYS_IBAT1U (CONFIG_SYS_PCI1_MEM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
583 #define CONFIG_SYS_IBAT2L (CONFIG_SYS_PCI1_MMIO_BASE | BATL_PP_10 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
584 #define CONFIG_SYS_IBAT2U (CONFIG_SYS_PCI1_MMIO_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
586 #define CONFIG_SYS_IBAT1L (0)
587 #define CONFIG_SYS_IBAT1U (0)
588 #define CONFIG_SYS_IBAT2L (0)
589 #define CONFIG_SYS_IBAT2U (0)
592 #ifdef CONFIG_MPC83XX_PCI2
593 #define CONFIG_SYS_IBAT3L (CONFIG_SYS_PCI2_MEM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
594 #define CONFIG_SYS_IBAT3U (CONFIG_SYS_PCI2_MEM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
595 #define CONFIG_SYS_IBAT4L (CONFIG_SYS_PCI2_MMIO_BASE | BATL_PP_10 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
596 #define CONFIG_SYS_IBAT4U (CONFIG_SYS_PCI2_MMIO_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
598 #define CONFIG_SYS_IBAT3L (0)
599 #define CONFIG_SYS_IBAT3U (0)
600 #define CONFIG_SYS_IBAT4L (0)
601 #define CONFIG_SYS_IBAT4U (0)
604 /* IMMRBAR @ 0xE0000000, PCI IO @ 0xE2000000 */
605 #define CONFIG_SYS_IBAT5L (CONFIG_SYS_IMMR | BATL_PP_10 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
606 #define CONFIG_SYS_IBAT5U (CONFIG_SYS_IMMR | BATU_BL_256M | BATU_VS | BATU_VP)
608 /* SDRAM @ 0xF0000000, stack in DCACHE 0xFDF00000 & FLASH @ 0xFE000000 */
609 #define CONFIG_SYS_IBAT6L (0xF0000000 | BATL_PP_10 | BATL_MEMCOHERENCE)
610 #define CONFIG_SYS_IBAT6U (0xF0000000 | BATU_BL_256M | BATU_VS | BATU_VP)
612 #define CONFIG_SYS_IBAT7L (0)
613 #define CONFIG_SYS_IBAT7U (0)
615 #define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L
616 #define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
617 #define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
618 #define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
619 #define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L
620 #define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U
621 #define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L
622 #define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
623 #define CONFIG_SYS_DBAT4L CONFIG_SYS_IBAT4L
624 #define CONFIG_SYS_DBAT4U CONFIG_SYS_IBAT4U
625 #define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L
626 #define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U
627 #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L
628 #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U
629 #define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L
630 #define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U
633 * Internal Definitions
637 #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
638 #define BOOTFLAG_WARM 0x02 /* Software reboot */
640 #if defined(CONFIG_CMD_KGDB)
641 #define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */
642 #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
646 * Environment Configuration
648 #define CONFIG_ENV_OVERWRITE
650 #if defined(CONFIG_TSEC_ENET)
651 #define CONFIG_HAS_ETH0
652 #define CONFIG_ETHADDR 00:a0:1e:a0:13:8d
653 #define CONFIG_HAS_ETH1
654 #define CONFIG_ETH1ADDR 00:a0:1e:a0:13:8e
657 #define CONFIG_IPADDR 192.168.1.234
659 #define CONFIG_HOSTNAME SBC8349
660 #define CONFIG_ROOTPATH /tftpboot/rootfs
661 #define CONFIG_BOOTFILE uImage
663 #define CONFIG_SERVERIP 192.168.1.1
664 #define CONFIG_GATEWAYIP 192.168.1.1
665 #define CONFIG_NETMASK 255.255.255.0
667 #define CONFIG_LOADADDR 500000 /* default location for tftp and bootm */
669 #define CONFIG_BOOTDELAY 6 /* -1 disables auto-boot */
670 #undef CONFIG_BOOTARGS /* the boot command will set bootargs */
672 #define CONFIG_BAUDRATE 115200
674 #define CONFIG_EXTRA_ENV_SETTINGS \
676 "hostname=sbc8349\0" \
677 "nfsargs=setenv bootargs root=/dev/nfs rw " \
678 "nfsroot=${serverip}:${rootpath}\0" \
679 "ramargs=setenv bootargs root=/dev/ram rw\0" \
680 "addip=setenv bootargs ${bootargs} " \
681 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
682 ":${hostname}:${netdev}:off panic=1\0" \
683 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\
684 "flash_nfs=run nfsargs addip addtty;" \
685 "bootm ${kernel_addr}\0" \
686 "flash_self=run ramargs addip addtty;" \
687 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
688 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \
690 "load=tftp 100000 /tftpboot/sbc8349/u-boot.bin\0" \
691 "update=protect off fff00000 fff3ffff; " \
692 "era fff00000 fff3ffff; cp.b 100000 fff00000 ${filesize}\0" \
693 "upd=run load update\0" \
695 "fdtfile=sbc8349.dtb\0" \
698 #define CONFIG_NFSBOOTCOMMAND \
699 "setenv bootargs root=/dev/nfs rw " \
700 "nfsroot=$serverip:$rootpath " \
701 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
702 "console=$consoledev,$baudrate $othbootargs;" \
703 "tftp $loadaddr $bootfile;" \
704 "tftp $fdtaddr $fdtfile;" \
705 "bootm $loadaddr - $fdtaddr"
707 #define CONFIG_RAMBOOTCOMMAND \
708 "setenv bootargs root=/dev/ram rw " \
709 "console=$consoledev,$baudrate $othbootargs;" \
710 "tftp $ramdiskaddr $ramdiskfile;" \
711 "tftp $loadaddr $bootfile;" \
712 "tftp $fdtaddr $fdtfile;" \
713 "bootm $loadaddr $ramdiskaddr $fdtaddr"
715 #define CONFIG_BOOTCOMMAND "run flash_self"
717 #endif /* __CONFIG_H */