1 /* Table of opcodes for the sparc.
2 Copyright (C) 1989-2017 Free Software Foundation, Inc.
4 This file is part of the GNU opcodes library.
6 This library is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 3, or (at your option)
11 It is distributed in the hope that it will be useful, but WITHOUT
12 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
13 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
14 License for more details.
16 You should have received a copy of the GNU General Public License
17 along with this file; see the file COPYING. If not, write to the
18 Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
19 MA 02110-1301, USA. */
22 /* FIXME-someday: perhaps the ,a's and such should be embedded in the
23 instruction's name rather than the args. This would make gas faster, pinsn
24 slower, but would mess up some macros a bit. xoxorich. */
28 #include "opcode/sparc.h"
30 /* Some defines to make life easy. */
31 #define MASK_V6 SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_V6)
32 #define MASK_V7 SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_V7)
33 #define MASK_V8 SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_V8)
34 #define MASK_LEON SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_LEON)
35 #define MASK_SPARCLET SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_SPARCLET)
36 #define MASK_SPARCLITE SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_SPARCLITE)
37 #define MASK_V9 SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_V9)
38 #define MASK_V9A SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_V9A)
39 #define MASK_V9B SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_V9B)
40 #define MASK_V9C SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_V9C)
41 #define MASK_V9D SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_V9D)
42 #define MASK_V9E SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_V9E)
43 #define MASK_V9V SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_V9V)
44 #define MASK_V9M SPARC_OPCODE_ARCH_MASK (SPARC_OPCODE_ARCH_V9M)
46 /* Bit masks of architectures supporting the insn. */
48 #define v6 (MASK_V6 | MASK_V7 | MASK_V8 | MASK_LEON \
49 | MASK_SPARCLET | MASK_SPARCLITE \
50 | MASK_V9 | MASK_V9A | MASK_V9B \
51 | MASK_V9C | MASK_V9D | MASK_V9E | MASK_V9V | MASK_V9M)
52 /* v6 insns not supported on the sparclet. */
53 #define v6notlet (MASK_V6 | MASK_V7 | MASK_V8 | MASK_LEON \
54 | MASK_SPARCLITE | MASK_V9 | MASK_V9A | MASK_V9B \
55 | MASK_V9C | MASK_V9D | MASK_V9E | MASK_V9V | MASK_V9M)
56 #define v7 (MASK_V7 | MASK_V8 | MASK_LEON | MASK_SPARCLET \
57 | MASK_SPARCLITE | MASK_V9 | MASK_V9A | MASK_V9B \
58 | MASK_V9C | MASK_V9D | MASK_V9E | MASK_V9V | MASK_V9M)
59 /* Although not all insns are implemented in hardware, sparclite is defined
60 to be a superset of v8. Unimplemented insns trap and are then theoretically
61 implemented in software.
62 It's not clear that the same is true for sparclet, although the docs
63 suggest it is. Rather than complicating things, the sparclet assembler
64 recognizes all v8 insns. */
65 #define v8 (MASK_V8 | MASK_LEON | MASK_SPARCLET | MASK_SPARCLITE \
66 | MASK_V9 | MASK_V9A | MASK_V9B \
67 | MASK_V9C | MASK_V9D | MASK_V9E | MASK_V9V | MASK_V9M)
68 #define sparclet (MASK_SPARCLET)
69 /* sparclet insns supported by leon. */
70 #define letandleon (MASK_SPARCLET | MASK_LEON)
71 #define sparclite (MASK_SPARCLITE)
72 #define v9 (MASK_V9 | MASK_V9A | MASK_V9B \
73 | MASK_V9C | MASK_V9D | MASK_V9E | MASK_V9V | MASK_V9M)
74 /* v9 insns supported by leon. */
75 #define v9andleon (MASK_V9 | MASK_V9A | MASK_V9B \
76 | MASK_V9C | MASK_V9D | MASK_V9E | MASK_V9V | MASK_V9M \
78 #define v9a (MASK_V9A | MASK_V9B \
79 | MASK_V9C | MASK_V9D | MASK_V9E | MASK_V9V | MASK_V9M)
80 #define v9b (MASK_V9B \
81 | MASK_V9C | MASK_V9D | MASK_V9E | MASK_V9V | MASK_V9M)
82 #define v9c (MASK_V9C | MASK_V9D | MASK_V9E | MASK_V9V | MASK_V9M)
83 #define v9d (MASK_V9D | MASK_V9E | MASK_V9V | MASK_V9M)
84 #define v9e (MASK_V9E | MASK_V9V | MASK_V9M)
85 #define v9v (MASK_V9V | MASK_V9M)
86 #define v9m (MASK_V9M)
88 /* v6 insns not supported by v9. */
89 #define v6notv9 (MASK_V6 | MASK_V7 | MASK_V8 | MASK_LEON \
90 | MASK_SPARCLET | MASK_SPARCLITE)
91 /* v9a instructions which would appear to be aliases to v9's impdep's
93 #define v9notv9a (MASK_V9)
95 /* Hardware capability sets, used to keep sparc_opcode_archs easy to
97 #define HWS_V8 HWCAP_MUL32 | HWCAP_DIV32 | HWCAP_FSMULD
98 #define HWS_V9 HWS_V8 | HWCAP_POPC
99 #define HWS_VA HWS_V9 | HWCAP_VIS
100 #define HWS_VB HWS_VA | HWCAP_VIS2
101 #define HWS_VC HWS_VB | HWCAP_ASI_BLK_INIT
102 #define HWS_VD HWS_VC | HWCAP_FMAF | HWCAP_VIS3 | HWCAP_HPC
103 #define HWS_VE HWS_VD \
104 | HWCAP_AES | HWCAP_DES | HWCAP_KASUMI | HWCAP_CAMELLIA \
105 | HWCAP_MD5 | HWCAP_SHA1 | HWCAP_SHA256 |HWCAP_SHA512 | HWCAP_MPMUL \
106 | HWCAP_MONT | HWCAP_CRC32C | HWCAP_CBCOND | HWCAP_PAUSE
107 #define HWS_VV HWS_VE | HWCAP_FJFMAU | HWCAP_IMA
108 #define HWS_VM HWS_VV
111 HWCAP2_VIS3B | HWCAP2_ADP | HWCAP2_SPARC5 | HWCAP2_MWAIT \
112 | HWCAP2_XMPMUL | HWCAP2_XMONT
114 /* Table of opcode architectures.
115 The order is defined in opcode/sparc.h. */
117 const struct sparc_opcode_arch sparc_opcode_archs
[] =
119 { "v6", MASK_V6
, 0, 0 },
120 { "v7", MASK_V6
| MASK_V7
, 0, 0 },
121 { "v8", MASK_V6
| MASK_V7
| MASK_V8
, HWS_V8
, 0 },
122 { "leon", MASK_V6
| MASK_V7
| MASK_V8
| MASK_LEON
, HWS_V8
, 0 },
123 { "sparclet", MASK_V6
| MASK_V7
| MASK_V8
| MASK_SPARCLET
, HWS_V8
, 0 },
124 { "sparclite", MASK_V6
| MASK_V7
| MASK_V8
| MASK_SPARCLITE
, HWS_V8
, 0 },
125 /* ??? Don't some v8 priviledged insns conflict with v9? */
126 { "v9", MASK_V6
| MASK_V7
| MASK_V8
| MASK_V9
, HWS_V9
, 0 },
127 /* v9 with ultrasparc additions */
128 { "v9a", MASK_V6
| MASK_V7
| MASK_V8
| MASK_V9
| MASK_V9A
, HWS_VA
, 0 },
129 /* v9 with cheetah additions */
130 { "v9b", MASK_V6
| MASK_V7
| MASK_V8
| MASK_V9
| MASK_V9A
| MASK_V9B
, HWS_VB
, 0 },
131 /* v9 with UA2005 and T1 additions. */
132 { "v9c", (MASK_V6
| MASK_V7
| MASK_V8
| MASK_V9
| MASK_V9A
| MASK_V9B
133 | MASK_V9C
), HWS_VC
, 0 },
134 /* v9 with UA2007 and T3 additions. */
135 { "v9d", (MASK_V6
| MASK_V7
| MASK_V8
| MASK_V9
| MASK_V9A
| MASK_V9B
136 | MASK_V9C
| MASK_V9D
), HWS_VD
, 0 },
137 /* v9 with OSA2011 and T4 additions modulus integer multiply-add. */
138 { "v9e", (MASK_V6
| MASK_V7
| MASK_V8
| MASK_V9
| MASK_V9A
| MASK_V9B
139 | MASK_V9C
| MASK_V9D
| MASK_V9E
), HWS_VE
, 0 },
140 /* V9 with OSA2011 and T4 additions, integer multiply and Fujitsu fp
142 { "v9v", (MASK_V6
| MASK_V7
| MASK_V8
| MASK_V9
| MASK_V9A
| MASK_V9B
143 | MASK_V9C
| MASK_V9D
| MASK_V9E
| MASK_V9V
), HWS_VV
, 0 },
144 /* v9 with OSA2015 and M7 additions. */
145 { "v9m", (MASK_V6
| MASK_V7
| MASK_V8
| MASK_V9
| MASK_V9A
| MASK_V9B
146 | MASK_V9C
| MASK_V9D
| MASK_V9E
| MASK_V9V
| MASK_V9M
), HWS_VM
, HWS2_VM
},
150 /* Given NAME, return it's architecture entry. */
152 enum sparc_opcode_arch_val
153 sparc_opcode_lookup_arch (const char *name
)
155 const struct sparc_opcode_arch
*p
;
157 for (p
= &sparc_opcode_archs
[0]; p
->name
; ++p
)
158 if (strcmp (name
, p
->name
) == 0)
159 return (enum sparc_opcode_arch_val
) (p
- &sparc_opcode_archs
[0]);
161 return SPARC_OPCODE_ARCH_BAD
;
164 /* Branch condition field. */
165 #define COND(x) (((x) & 0xf) << 25)
167 /* Compare And Branch condition field. */
168 #define CBCOND(x) (((x) & 0x1f) << 25)
170 /* v9: Move (MOVcc and FMOVcc) condition field. */
171 #define MCOND(x,i_or_f) ((((i_or_f) & 1) << 18) | (((x) >> 11) & (0xf << 14))) /* v9 */
173 /* v9: Move register (MOVRcc and FMOVRcc) condition field. */
174 #define RCOND(x) (((x) & 0x7) << 10) /* v9 */
176 #define CONDA (COND (0x8))
177 #define CONDCC (COND (0xd))
178 #define CONDCS (COND (0x5))
179 #define CONDE (COND (0x1))
180 #define CONDG (COND (0xa))
181 #define CONDGE (COND (0xb))
182 #define CONDGU (COND (0xc))
183 #define CONDL (COND (0x3))
184 #define CONDLE (COND (0x2))
185 #define CONDLEU (COND (0x4))
186 #define CONDN (COND (0x0))
187 #define CONDNE (COND (0x9))
188 #define CONDNEG (COND (0x6))
189 #define CONDPOS (COND (0xe))
190 #define CONDVC (COND (0xf))
191 #define CONDVS (COND (0x7))
193 #define CONDNZ CONDNE
195 #define CONDGEU CONDCC
196 #define CONDLU CONDCS
198 #define FCONDA (COND (0x8))
199 #define FCONDE (COND (0x9))
200 #define FCONDG (COND (0x6))
201 #define FCONDGE (COND (0xb))
202 #define FCONDL (COND (0x4))
203 #define FCONDLE (COND (0xd))
204 #define FCONDLG (COND (0x2))
205 #define FCONDN (COND (0x0))
206 #define FCONDNE (COND (0x1))
207 #define FCONDO (COND (0xf))
208 #define FCONDU (COND (0x7))
209 #define FCONDUE (COND (0xa))
210 #define FCONDUG (COND (0x5))
211 #define FCONDUGE (COND (0xc))
212 #define FCONDUL (COND (0x3))
213 #define FCONDULE (COND (0xe))
215 #define FCONDNZ FCONDNE
216 #define FCONDZ FCONDE
218 #define ICC (0) /* v9 */
219 #define XCC (1 << 12) /* v9 */
220 #define CBCOND_XCC (1 << 21)
221 #define FCC(x) (((x) & 0x3) << 11) /* v9 */
222 #define FBFCC(x) (((x) & 0x3) << 20) /* v9 */
224 /* The order of the opcodes in the table is significant:
226 * The assembler requires that all instances of the same mnemonic must
227 be consecutive. If they aren't, the assembler will bomb at runtime.
229 * The disassembler should not care about the order of the opcodes. */
231 /* Entries for commutative arithmetic operations. */
232 /* ??? More entries can make use of this. */
233 #define COMMUTEOP(opcode, op3, arch_mask) \
234 { opcode, F3(2, op3, 0), F3(~2, ~op3, ~0)|ASI(~0), "1,2,d", 0, 0, 0, arch_mask }, \
235 { opcode, F3(2, op3, 1), F3(~2, ~op3, ~1), "1,i,d", 0, 0, 0, arch_mask }, \
236 { opcode, F3(2, op3, 1), F3(~2, ~op3, ~1), "i,1,d", 0, 0, 0, arch_mask }
238 const struct sparc_opcode sparc_opcodes
[] = {
240 { "ld", F3(3, 0x00, 0), F3(~3, ~0x00, ~0), "[1+2],d", 0, 0, 0, v6
},
241 { "ld", F3(3, 0x00, 0), F3(~3, ~0x00, ~0)|RS2_G0
, "[1],d", 0, 0, 0, v6
}, /* ld [rs1+%g0],d */
242 { "ld", F3(3, 0x00, 1), F3(~3, ~0x00, ~1), "[1+i],d", 0, 0, 0, v6
},
243 { "ld", F3(3, 0x00, 1), F3(~3, ~0x00, ~1), "[i+1],d", 0, 0, 0, v6
},
244 { "ld", F3(3, 0x00, 1), F3(~3, ~0x00, ~1)|RS1_G0
, "[i],d", 0, 0, 0, v6
},
245 { "ld", F3(3, 0x00, 1), F3(~3, ~0x00, ~1)|SIMM13(~0), "[1],d", 0, 0, 0, v6
}, /* ld [rs1+0],d */
246 { "ld", F3(3, 0x20, 0), F3(~3, ~0x20, ~0), "[1+2],g", 0, 0, 0, v6
},
247 { "ld", F3(3, 0x20, 0), F3(~3, ~0x20, ~0)|RS2_G0
, "[1],g", 0, 0, 0, v6
}, /* ld [rs1+%g0],d */
248 { "ld", F3(3, 0x20, 1), F3(~3, ~0x20, ~1), "[1+i],g", 0, 0, 0, v6
},
249 { "ld", F3(3, 0x20, 1), F3(~3, ~0x20, ~1), "[i+1],g", 0, 0, 0, v6
},
250 { "ld", F3(3, 0x20, 1), F3(~3, ~0x20, ~1)|RS1_G0
, "[i],g", 0, 0, 0, v6
},
251 { "ld", F3(3, 0x20, 1), F3(~3, ~0x20, ~1)|SIMM13(~0), "[1],g", 0, 0, 0, v6
}, /* ld [rs1+0],d */
253 { "ld", F3(3, 0x21, 0), F3(~3, ~0x21, ~0)|RD(~0), "[1+2],F", 0, 0, 0, v6
},
254 { "ld", F3(3, 0x21, 0), F3(~3, ~0x21, ~0)|RS2_G0
|RD(~0),"[1],F", 0, 0, 0, v6
}, /* ld [rs1+%g0],d */
255 { "ld", F3(3, 0x21, 1), F3(~3, ~0x21, ~1)|RD(~0), "[1+i],F", 0, 0, 0, v6
},
256 { "ld", F3(3, 0x21, 1), F3(~3, ~0x21, ~1)|RD(~0), "[i+1],F", 0, 0, 0, v6
},
257 { "ld", F3(3, 0x21, 1), F3(~3, ~0x21, ~1)|RS1_G0
|RD(~0),"[i],F", 0, 0, 0, v6
},
258 { "ld", F3(3, 0x21, 1), F3(~3, ~0x21, ~1)|SIMM13(~0)|RD(~0),"[1],F", 0, 0, 0, v6
}, /* ld [rs1+0],d */
260 { "ld", F3(3, 0x30, 0), F3(~3, ~0x30, ~0), "[1+2],D", 0, 0, 0, v6notv9
},
261 { "ld", F3(3, 0x30, 0), F3(~3, ~0x30, ~0)|RS2_G0
, "[1],D", 0, 0, 0, v6notv9
}, /* ld [rs1+%g0],d */
262 { "ld", F3(3, 0x30, 1), F3(~3, ~0x30, ~1), "[1+i],D", 0, 0, 0, v6notv9
},
263 { "ld", F3(3, 0x30, 1), F3(~3, ~0x30, ~1), "[i+1],D", 0, 0, 0, v6notv9
},
264 { "ld", F3(3, 0x30, 1), F3(~3, ~0x30, ~1)|RS1_G0
, "[i],D", 0, 0, 0, v6notv9
},
265 { "ld", F3(3, 0x30, 1), F3(~3, ~0x30, ~1)|SIMM13(~0), "[1],D", 0, 0, 0, v6notv9
}, /* ld [rs1+0],d */
266 { "ld", F3(3, 0x31, 0), F3(~3, ~0x31, ~0), "[1+2],C", 0, 0, 0, v6notv9
},
267 { "ld", F3(3, 0x31, 0), F3(~3, ~0x31, ~0)|RS2_G0
, "[1],C", 0, 0, 0, v6notv9
}, /* ld [rs1+%g0],d */
268 { "ld", F3(3, 0x31, 1), F3(~3, ~0x31, ~1), "[1+i],C", 0, 0, 0, v6notv9
},
269 { "ld", F3(3, 0x31, 1), F3(~3, ~0x31, ~1), "[i+1],C", 0, 0, 0, v6notv9
},
270 { "ld", F3(3, 0x31, 1), F3(~3, ~0x31, ~1)|RS1_G0
, "[i],C", 0, 0, 0, v6notv9
},
271 { "ld", F3(3, 0x31, 1), F3(~3, ~0x31, ~1)|SIMM13(~0), "[1],C", 0, 0, 0, v6notv9
}, /* ld [rs1+0],d */
273 /* The v9 LDUW is the same as the old 'ld' opcode, it is not the same as the
274 'ld' pseudo-op in v9. */
275 { "lduw", F3(3, 0x00, 0), F3(~3, ~0x00, ~0), "[1+2],d", F_ALIAS
, 0, 0, v9
},
276 { "lduw", F3(3, 0x00, 0), F3(~3, ~0x00, ~0)|RS2_G0
, "[1],d", F_ALIAS
, 0, 0, v9
}, /* ld [rs1+%g0],d */
277 { "lduw", F3(3, 0x00, 1), F3(~3, ~0x00, ~1), "[1+i],d", F_ALIAS
, 0, 0, v9
},
278 { "lduw", F3(3, 0x00, 1), F3(~3, ~0x00, ~1), "[i+1],d", F_ALIAS
, 0, 0, v9
},
279 { "lduw", F3(3, 0x00, 1), F3(~3, ~0x00, ~1)|RS1_G0
, "[i],d", F_ALIAS
, 0, 0, v9
},
280 { "lduw", F3(3, 0x00, 1), F3(~3, ~0x00, ~1)|SIMM13(~0), "[1],d", F_ALIAS
, 0, 0, v9
}, /* ld [rs1+0],d */
282 { "ldtw", F3(3, 0x03, 0), F3(~3, ~0x03, ~0)|ASI(~0), "[1+2],d", 0, 0, 0, v9
},
283 { "ldtw", F3(3, 0x03, 0), F3(~3, ~0x03, ~0)|ASI_RS2(~0), "[1],d", 0, 0, 0, v9
}, /* ldd [rs1+%g0],d */
284 { "ldtw", F3(3, 0x03, 1), F3(~3, ~0x03, ~1), "[1+i],d", 0, 0, 0, v9
},
285 { "ldtw", F3(3, 0x03, 1), F3(~3, ~0x03, ~1), "[i+1],d", 0, 0, 0, v9
},
286 { "ldtw", F3(3, 0x03, 1), F3(~3, ~0x03, ~1)|RS1_G0
, "[i],d", 0, 0, 0, v9
},
287 { "ldtw", F3(3, 0x03, 1), F3(~3, ~0x03, ~1)|SIMM13(~0), "[1],d", 0, 0, 0, v9
}, /* ldd [rs1+0],d */
289 { "ldd", F3(3, 0x03, 0), F3(~3, ~0x03, ~0)|ASI(~0), "[1+2],d", F_ALIAS
, 0, 0, v6
},
290 { "ldd", F3(3, 0x03, 0), F3(~3, ~0x03, ~0)|ASI_RS2(~0), "[1],d", F_ALIAS
, 0, 0, v6
}, /* ldd [rs1+%g0],d */
291 { "ldd", F3(3, 0x03, 1), F3(~3, ~0x03, ~1), "[1+i],d", F_ALIAS
, 0, 0, v6
},
292 { "ldd", F3(3, 0x03, 1), F3(~3, ~0x03, ~1), "[i+1],d", F_ALIAS
, 0, 0, v6
},
293 { "ldd", F3(3, 0x03, 1), F3(~3, ~0x03, ~1)|RS1_G0
, "[i],d", F_ALIAS
, 0, 0, v6
},
294 { "ldd", F3(3, 0x03, 1), F3(~3, ~0x03, ~1)|SIMM13(~0), "[1],d", F_ALIAS
, 0, 0, v6
}, /* ldd [rs1+0],d */
295 { "ldd", F3(3, 0x23, 0), F3(~3, ~0x23, ~0)|ASI(~0), "[1+2],H", F_ALIAS
, 0, 0, v6
},
296 { "ldd", F3(3, 0x23, 0), F3(~3, ~0x23, ~0)|ASI_RS2(~0), "[1],H", F_ALIAS
, 0, 0, v6
}, /* ldd [rs1+%g0],d */
297 { "ldd", F3(3, 0x23, 1), F3(~3, ~0x23, ~1), "[1+i],H", F_ALIAS
, 0, 0, v6
},
298 { "ldd", F3(3, 0x23, 1), F3(~3, ~0x23, ~1), "[i+1],H", F_ALIAS
, 0, 0, v6
},
299 { "ldd", F3(3, 0x23, 1), F3(~3, ~0x23, ~1)|RS1_G0
, "[i],H", F_ALIAS
, 0, 0, v6
},
300 { "ldd", F3(3, 0x23, 1), F3(~3, ~0x23, ~1)|SIMM13(~0), "[1],H", F_ALIAS
, 0, 0, v6
}, /* ldd [rs1+0],d */
302 { "ldd", F3(3, 0x33, 0), F3(~3, ~0x33, ~0)|ASI(~0), "[1+2],D", 0, 0, 0, v6notv9
},
303 { "ldd", F3(3, 0x33, 0), F3(~3, ~0x33, ~0)|ASI_RS2(~0), "[1],D", 0, 0, 0, v6notv9
}, /* ldd [rs1+%g0],d */
304 { "ldd", F3(3, 0x33, 1), F3(~3, ~0x33, ~1), "[1+i],D", 0, 0, 0, v6notv9
},
305 { "ldd", F3(3, 0x33, 1), F3(~3, ~0x33, ~1), "[i+1],D", 0, 0, 0, v6notv9
},
306 { "ldd", F3(3, 0x33, 1), F3(~3, ~0x33, ~1)|RS1_G0
, "[i],D", 0, 0, 0, v6notv9
},
307 { "ldd", F3(3, 0x33, 1), F3(~3, ~0x33, ~1)|SIMM13(~0), "[1],D", 0, 0, 0, v6notv9
}, /* ldd [rs1+0],d */
309 { "ldq", F3(3, 0x22, 0), F3(~3, ~0x22, ~0)|ASI(~0), "[1+2],J", 0, 0, 0, v9
},
310 { "ldq", F3(3, 0x22, 0), F3(~3, ~0x22, ~0)|ASI_RS2(~0), "[1],J", 0, 0, 0, v9
}, /* ldd [rs1+%g0],d */
311 { "ldq", F3(3, 0x22, 1), F3(~3, ~0x22, ~1), "[1+i],J", 0, 0, 0, v9
},
312 { "ldq", F3(3, 0x22, 1), F3(~3, ~0x22, ~1), "[i+1],J", 0, 0, 0, v9
},
313 { "ldq", F3(3, 0x22, 1), F3(~3, ~0x22, ~1)|RS1_G0
, "[i],J", 0, 0, 0, v9
},
314 { "ldq", F3(3, 0x22, 1), F3(~3, ~0x22, ~1)|SIMM13(~0), "[1],J", 0, 0, 0, v9
}, /* ldd [rs1+0],d */
316 { "ldsb", F3(3, 0x09, 0), F3(~3, ~0x09, ~0)|ASI(~0), "[1+2],d", 0, 0, 0, v6
},
317 { "ldsb", F3(3, 0x09, 0), F3(~3, ~0x09, ~0)|ASI_RS2(~0), "[1],d", 0, 0, 0, v6
}, /* ldsb [rs1+%g0],d */
318 { "ldsb", F3(3, 0x09, 1), F3(~3, ~0x09, ~1), "[1+i],d", 0, 0, 0, v6
},
319 { "ldsb", F3(3, 0x09, 1), F3(~3, ~0x09, ~1), "[i+1],d", 0, 0, 0, v6
},
320 { "ldsb", F3(3, 0x09, 1), F3(~3, ~0x09, ~1)|RS1_G0
, "[i],d", 0, 0, 0, v6
},
321 { "ldsb", F3(3, 0x09, 1), F3(~3, ~0x09, ~1)|SIMM13(~0), "[1],d", 0, 0, 0, v6
}, /* ldsb [rs1+0],d */
323 { "ldsh", F3(3, 0x0a, 0), F3(~3, ~0x0a, ~0)|ASI_RS2(~0), "[1],d", 0, 0, 0, v6
}, /* ldsh [rs1+%g0],d */
324 { "ldsh", F3(3, 0x0a, 0), F3(~3, ~0x0a, ~0)|ASI(~0), "[1+2],d", 0, 0, 0, v6
},
325 { "ldsh", F3(3, 0x0a, 1), F3(~3, ~0x0a, ~1), "[1+i],d", 0, 0, 0, v6
},
326 { "ldsh", F3(3, 0x0a, 1), F3(~3, ~0x0a, ~1), "[i+1],d", 0, 0, 0, v6
},
327 { "ldsh", F3(3, 0x0a, 1), F3(~3, ~0x0a, ~1)|RS1_G0
, "[i],d", 0, 0, 0, v6
},
328 { "ldsh", F3(3, 0x0a, 1), F3(~3, ~0x0a, ~1)|SIMM13(~0), "[1],d", 0, 0, 0, v6
}, /* ldsh [rs1+0],d */
330 { "ldstub", F3(3, 0x0d, 0), F3(~3, ~0x0d, ~0)|ASI(~0), "[1+2],d", 0, 0, 0, v6
},
331 { "ldstub", F3(3, 0x0d, 0), F3(~3, ~0x0d, ~0)|ASI_RS2(~0), "[1],d", 0, 0, 0, v6
}, /* ldstub [rs1+%g0],d */
332 { "ldstub", F3(3, 0x0d, 1), F3(~3, ~0x0d, ~1), "[1+i],d", 0, 0, 0, v6
},
333 { "ldstub", F3(3, 0x0d, 1), F3(~3, ~0x0d, ~1), "[i+1],d", 0, 0, 0, v6
},
334 { "ldstub", F3(3, 0x0d, 1), F3(~3, ~0x0d, ~1)|RS1_G0
, "[i],d", 0, 0, 0, v6
},
335 { "ldstub", F3(3, 0x0d, 1), F3(~3, ~0x0d, ~1)|SIMM13(~0), "[1],d", 0, 0, 0, v6
}, /* ldstub [rs1+0],d */
337 { "ldsw", F3(3, 0x08, 0), F3(~3, ~0x08, ~0)|ASI(~0), "[1+2],d", 0, 0, 0, v9
},
338 { "ldsw", F3(3, 0x08, 0), F3(~3, ~0x08, ~0)|ASI_RS2(~0), "[1],d", 0, 0, 0, v9
}, /* ldsw [rs1+%g0],d */
339 { "ldsw", F3(3, 0x08, 1), F3(~3, ~0x08, ~1), "[1+i],d", 0, 0, 0, v9
},
340 { "ldsw", F3(3, 0x08, 1), F3(~3, ~0x08, ~1), "[i+1],d", 0, 0, 0, v9
},
341 { "ldsw", F3(3, 0x08, 1), F3(~3, ~0x08, ~1)|RS1_G0
, "[i],d", 0, 0, 0, v9
},
342 { "ldsw", F3(3, 0x08, 1), F3(~3, ~0x08, ~1)|SIMM13(~0), "[1],d", 0, 0, 0, v9
}, /* ldsw [rs1+0],d */
344 { "ldub", F3(3, 0x01, 0), F3(~3, ~0x01, ~0)|ASI(~0), "[1+2],d", 0, 0, 0, v6
},
345 { "ldub", F3(3, 0x01, 0), F3(~3, ~0x01, ~0)|ASI_RS2(~0), "[1],d", 0, 0, 0, v6
}, /* ldub [rs1+%g0],d */
346 { "ldub", F3(3, 0x01, 1), F3(~3, ~0x01, ~1), "[1+i],d", 0, 0, 0, v6
},
347 { "ldub", F3(3, 0x01, 1), F3(~3, ~0x01, ~1), "[i+1],d", 0, 0, 0, v6
},
348 { "ldub", F3(3, 0x01, 1), F3(~3, ~0x01, ~1)|RS1_G0
, "[i],d", 0, 0, 0, v6
},
349 { "ldub", F3(3, 0x01, 1), F3(~3, ~0x01, ~1)|SIMM13(~0), "[1],d", 0, 0, 0, v6
}, /* ldub [rs1+0],d */
351 { "lduh", F3(3, 0x02, 0), F3(~3, ~0x02, ~0)|ASI(~0), "[1+2],d", 0, 0, 0, v6
},
352 { "lduh", F3(3, 0x02, 0), F3(~3, ~0x02, ~0)|ASI_RS2(~0), "[1],d", 0, 0, 0, v6
}, /* lduh [rs1+%g0],d */
353 { "lduh", F3(3, 0x02, 1), F3(~3, ~0x02, ~1), "[1+i],d", 0, 0, 0, v6
},
354 { "lduh", F3(3, 0x02, 1), F3(~3, ~0x02, ~1), "[i+1],d", 0, 0, 0, v6
},
355 { "lduh", F3(3, 0x02, 1), F3(~3, ~0x02, ~1)|RS1_G0
, "[i],d", 0, 0, 0, v6
},
356 { "lduh", F3(3, 0x02, 1), F3(~3, ~0x02, ~1)|SIMM13(~0), "[1],d", 0, 0, 0, v6
}, /* lduh [rs1+0],d */
358 { "ldx", F3(3, 0x0b, 0), F3(~3, ~0x0b, ~0)|ASI(~0), "[1+2],d", 0, 0, 0, v9
},
359 { "ldx", F3(3, 0x0b, 0), F3(~3, ~0x0b, ~0)|ASI_RS2(~0), "[1],d", 0, 0, 0, v9
}, /* ldx [rs1+%g0],d */
360 { "ldx", F3(3, 0x0b, 1), F3(~3, ~0x0b, ~1), "[1+i],d", 0, 0, 0, v9
},
361 { "ldx", F3(3, 0x0b, 1), F3(~3, ~0x0b, ~1), "[i+1],d", 0, 0, 0, v9
},
362 { "ldx", F3(3, 0x0b, 1), F3(~3, ~0x0b, ~1)|RS1_G0
, "[i],d", 0, 0, 0, v9
},
363 { "ldx", F3(3, 0x0b, 1), F3(~3, ~0x0b, ~1)|SIMM13(~0), "[1],d", 0, 0, 0, v9
}, /* ldx [rs1+0],d */
365 { "ldx", F3(3, 0x21, 0)|RD(1), F3(~3, ~0x21, ~0)|RD(~1), "[1+2],F", 0, 0, 0, v9
},
366 { "ldx", F3(3, 0x21, 0)|RD(1), F3(~3, ~0x21, ~0)|RS2_G0
|RD(~1), "[1],F", 0, 0, 0, v9
}, /* ld [rs1+%g0],d */
367 { "ldx", F3(3, 0x21, 1)|RD(1), F3(~3, ~0x21, ~1)|RD(~1), "[1+i],F", 0, 0, 0, v9
},
368 { "ldx", F3(3, 0x21, 1)|RD(1), F3(~3, ~0x21, ~1)|RD(~1), "[i+1],F", 0, 0, 0, v9
},
369 { "ldx", F3(3, 0x21, 1)|RD(1), F3(~3, ~0x21, ~1)|RS1_G0
|RD(~1), "[i],F", 0, 0, 0, v9
},
370 { "ldx", F3(3, 0x21, 1)|RD(1), F3(~3, ~0x21, ~1)|SIMM13(~0)|RD(~1),"[1],F", 0, 0, 0, v9
}, /* ld [rs1+0],d */
372 { "ldx", F3(3, 0x21, 0)|RD(3), F3(~3, ~0x21, ~0)|RD(~3), "[1+2],(", 0, HWCAP_VIS3
, HWCAP2_VIS3B
, v9d
}, /* ldx [rs1+rs2],%efsr */
373 { "ldx", F3(3, 0x21, 0)|RD(3), F3(~3, ~0x21, ~0)|RS2_G0
|RD(~3),"[1],(", 0, HWCAP_VIS3
, HWCAP2_VIS3B
, v9d
}, /* ldx [rs1],%efsr */
374 { "ldx", F3(3, 0x21, 1)|RD(3), F3(~3, ~0x21, ~1)|RD(~3), "[1+i],(", 0, HWCAP_VIS3
, HWCAP2_VIS3B
, v9d
}, /* ldx [%rs1+0],%efsr */
375 { "ldx", F3(3, 0x21, 1)|RD(3), F3(~3, ~0x21, ~1)|RD(~3), "[i+1],(", 0, HWCAP_VIS3
, HWCAP2_VIS3B
, v9d
}, /* ldx [0+%rs1],%efsr */
376 { "ldx", F3(3, 0x21, 1)|RD(3), F3(~3, ~0x21, ~1)|RS1_G0
|RD(~3),"[i],(", 0, HWCAP_VIS3
, HWCAP2_VIS3B
, v9d
}, /* ldx [0],%efsr */
377 { "ldx", F3(3, 0x21, 1)|RD(3), F3(~3, ~0x21, ~1)|SIMM13(~0)|RD(~3),"[1],(", 0, HWCAP_VIS3
, HWCAP2_VIS3B
, v9d
}, /* ldx [%rs1], %efsr */
379 { "lda", F3(3, 0x10, 0), F3(~3, ~0x10, ~0), "[1+2]A,d", 0, 0, 0, v6
},
380 { "lda", F3(3, 0x10, 0), F3(~3, ~0x10, ~0)|RS2_G0
, "[1]A,d", 0, 0, 0, v6
}, /* lda [rs1+%g0],d */
381 { "lda", F3(3, 0x10, 1), F3(~3, ~0x10, ~1), "[1+i]o,d", 0, 0, 0, v9
},
382 { "lda", F3(3, 0x10, 1), F3(~3, ~0x10, ~1), "[i+1]o,d", 0, 0, 0, v9
},
383 { "lda", F3(3, 0x10, 1), F3(~3, ~0x10, ~1)|RS1_G0
, "[i]o,d", 0, 0, 0, v9
},
384 { "lda", F3(3, 0x10, 1), F3(~3, ~0x10, ~1)|SIMM13(~0), "[1]o,d", 0, 0, 0, v9
}, /* ld [rs1+0],d */
385 { "lda", F3(3, 0x30, 0), F3(~3, ~0x30, ~0), "[1+2]A,g", 0, 0, 0, v9
},
386 { "lda", F3(3, 0x30, 0), F3(~3, ~0x30, ~0)|RS2_G0
, "[1]A,g", 0, 0, 0, v9
}, /* lda [rs1+%g0],d */
387 { "lda", F3(3, 0x30, 1), F3(~3, ~0x30, ~1), "[1+i]o,g", 0, 0, 0, v9
},
388 { "lda", F3(3, 0x30, 1), F3(~3, ~0x30, ~1), "[i+1]o,g", 0, 0, 0, v9
},
389 { "lda", F3(3, 0x30, 1), F3(~3, ~0x30, ~1)|RS1_G0
, "[i]o,g", 0, 0, 0, v9
},
390 { "lda", F3(3, 0x30, 1), F3(~3, ~0x30, ~1)|SIMM13(~0), "[1]o,g", 0, 0, 0, v9
}, /* ld [rs1+0],d */
392 /* Note that the LDTXA instructions share an opcode with the
393 (deprecated) LDTWA instructions below. They are differenciated by
394 the combination of the `i' instruction field and the ASI used in
398 { "ldtxa", F3(3, 0x13, 0)|ASI((asi)), F3(~3, ~0x13, ~0)|ASI(~(asi)), "[1+2]A,d", 0, HWCAP_ASI_BLK_INIT, 0, v9c }, \
399 { "ldtxa", F3(3, 0x13, 0)|ASI((asi)), F3(~3, ~0x13, ~0)|ASI(~(asi))|RS2_G0, "[1]A,d", 0, HWCAP_ASI_BLK_INIT, 0, v9c }
401 ldtxa (0x22), /* #ASI_TWINX_AIUP */
402 ldtxa (0x23), /* #ASI_TWINX_AIUS */
403 ldtxa (0x26), /* #ASI_TWINX_REAL */
404 ldtxa (0x27), /* #ASI_TWINX_N */
405 ldtxa (0x2A), /* #ASI_TWINX_AIUP_L */
406 ldtxa (0x2B), /* #ASI_TWINX_AIUS_L */
407 ldtxa (0x2E), /* #ASI_TWINX_REAL_L */
408 ldtxa (0x2F), /* #ASI_TWINX_NL */
409 ldtxa (0xE2), /* #ASI_TWINX_P */
410 ldtxa (0xE3), /* #ASI_TWINX_S */
411 ldtxa (0xEA), /* #ASI_TWINX_PL */
412 ldtxa (0xEB), /* #ASI_TWINX_SL */
414 { "ldtwa", F3(3, 0x13, 0), F3(~3, ~0x13, ~0), "[1+2]A,d", 0, 0, 0, v9
},
415 { "ldtwa", F3(3, 0x13, 0), F3(~3, ~0x13, ~0)|RS2_G0
, "[1]A,d", 0, 0, 0, v9
}, /* ldda [rs1+%g0],d */
416 { "ldtwa", F3(3, 0x13, 1), F3(~3, ~0x13, ~1), "[1+i]o,d", 0, 0, 0, v9
},
417 { "ldtwa", F3(3, 0x13, 1), F3(~3, ~0x13, ~1), "[i+1]o,d", 0, 0, 0, v9
},
418 { "ldtwa", F3(3, 0x13, 1), F3(~3, ~0x13, ~1)|RS1_G0
, "[i]o,d", 0, 0, 0, v9
},
419 { "ldtwa", F3(3, 0x13, 1), F3(~3, ~0x13, ~1)|SIMM13(~0), "[1]o,d", 0, 0, 0, v9
}, /* ld [rs1+0],d */
421 { "ldda", F3(3, 0x13, 0), F3(~3, ~0x13, ~0), "[1+2]A,d", F_ALIAS
, 0, 0, v6
},
422 { "ldda", F3(3, 0x13, 0), F3(~3, ~0x13, ~0)|RS2_G0
, "[1]A,d", F_ALIAS
, 0, 0, v6
}, /* ldda [rs1+%g0],d */
423 { "ldda", F3(3, 0x13, 1), F3(~3, ~0x13, ~1), "[1+i]o,d", F_ALIAS
, 0, 0, v9
},
424 { "ldda", F3(3, 0x13, 1), F3(~3, ~0x13, ~1), "[i+1]o,d", F_ALIAS
, 0, 0, v9
},
425 { "ldda", F3(3, 0x13, 1), F3(~3, ~0x13, ~1)|RS1_G0
, "[i]o,d", F_ALIAS
, 0, 0, v9
},
426 { "ldda", F3(3, 0x13, 1), F3(~3, ~0x13, ~1)|SIMM13(~0), "[1]o,d", F_ALIAS
, 0, 0, v9
}, /* ld [rs1+0],d */
428 { "ldda", F3(3, 0x33, 0), F3(~3, ~0x33, ~0), "[1+2]A,H", 0, 0, 0, v9
},
429 { "ldda", F3(3, 0x33, 0), F3(~3, ~0x33, ~0)|RS2_G0
, "[1]A,H", 0, 0, 0, v9
}, /* ldda [rs1+%g0],d */
430 { "ldda", F3(3, 0x33, 1), F3(~3, ~0x33, ~1), "[1+i]o,H", 0, 0, 0, v9
},
431 { "ldda", F3(3, 0x33, 1), F3(~3, ~0x33, ~1), "[i+1]o,H", 0, 0, 0, v9
},
432 { "ldda", F3(3, 0x33, 1), F3(~3, ~0x33, ~1)|RS1_G0
, "[i]o,H", 0, 0, 0, v9
},
433 { "ldda", F3(3, 0x33, 1), F3(~3, ~0x33, ~1)|SIMM13(~0), "[1]o,H", 0, 0, 0, v9
}, /* ld [rs1+0],d */
435 { "ldqa", F3(3, 0x32, 0), F3(~3, ~0x32, ~0), "[1+2]A,J", 0, 0, 0, v9
},
436 { "ldqa", F3(3, 0x32, 0), F3(~3, ~0x32, ~0)|RS2_G0
, "[1]A,J", 0, 0, 0, v9
}, /* ldd [rs1+%g0],d */
437 { "ldqa", F3(3, 0x32, 1), F3(~3, ~0x32, ~1), "[1+i]o,J", 0, 0, 0, v9
},
438 { "ldqa", F3(3, 0x32, 1), F3(~3, ~0x32, ~1), "[i+1]o,J", 0, 0, 0, v9
},
439 { "ldqa", F3(3, 0x32, 1), F3(~3, ~0x32, ~1)|RS1_G0
, "[i]o,J", 0, 0, 0, v9
},
440 { "ldqa", F3(3, 0x32, 1), F3(~3, ~0x32, ~1)|SIMM13(~0), "[1]o,J", 0, 0, 0, v9
}, /* ldd [rs1+0],d */
442 { "ldsba", F3(3, 0x19, 0), F3(~3, ~0x19, ~0), "[1+2]A,d", 0, 0, 0, v6
},
443 { "ldsba", F3(3, 0x19, 0), F3(~3, ~0x19, ~0)|RS2_G0
, "[1]A,d", 0, 0, 0, v6
}, /* ldsba [rs1+%g0],d */
444 { "ldsba", F3(3, 0x19, 1), F3(~3, ~0x19, ~1), "[1+i]o,d", 0, 0, 0, v9
},
445 { "ldsba", F3(3, 0x19, 1), F3(~3, ~0x19, ~1), "[i+1]o,d", 0, 0, 0, v9
},
446 { "ldsba", F3(3, 0x19, 1), F3(~3, ~0x19, ~1)|RS1_G0
, "[i]o,d", 0, 0, 0, v9
},
447 { "ldsba", F3(3, 0x19, 1), F3(~3, ~0x19, ~1)|SIMM13(~0), "[1]o,d", 0, 0, 0, v9
}, /* ld [rs1+0],d */
449 { "ldsha", F3(3, 0x1a, 0), F3(~3, ~0x1a, ~0), "[1+2]A,d", 0, 0, 0, v6
},
450 { "ldsha", F3(3, 0x1a, 0), F3(~3, ~0x1a, ~0)|RS2_G0
, "[1]A,d", 0, 0, 0, v6
}, /* ldsha [rs1+%g0],d */
451 { "ldsha", F3(3, 0x1a, 1), F3(~3, ~0x1a, ~1), "[1+i]o,d", 0, 0, 0, v9
},
452 { "ldsha", F3(3, 0x1a, 1), F3(~3, ~0x1a, ~1), "[i+1]o,d", 0, 0, 0, v9
},
453 { "ldsha", F3(3, 0x1a, 1), F3(~3, ~0x1a, ~1)|RS1_G0
, "[i]o,d", 0, 0, 0, v9
},
454 { "ldsha", F3(3, 0x1a, 1), F3(~3, ~0x1a, ~1)|SIMM13(~0), "[1]o,d", 0, 0, 0, v9
}, /* ld [rs1+0],d */
456 { "ldstuba", F3(3, 0x1d, 0), F3(~3, ~0x1d, ~0), "[1+2]A,d", 0, 0, 0, v6
},
457 { "ldstuba", F3(3, 0x1d, 0), F3(~3, ~0x1d, ~0)|RS2_G0
, "[1]A,d", 0, 0, 0, v6
}, /* ldstuba [rs1+%g0],d */
458 { "ldstuba", F3(3, 0x1d, 1), F3(~3, ~0x1d, ~1), "[1+i]o,d", 0, 0, 0, v9
},
459 { "ldstuba", F3(3, 0x1d, 1), F3(~3, ~0x1d, ~1), "[i+1]o,d", 0, 0, 0, v9
},
460 { "ldstuba", F3(3, 0x1d, 1), F3(~3, ~0x1d, ~1)|RS1_G0
, "[i]o,d", 0, 0, 0, v9
},
461 { "ldstuba", F3(3, 0x1d, 1), F3(~3, ~0x1d, ~1)|SIMM13(~0), "[1]o,d", 0, 0, 0, v9
}, /* ld [rs1+0],d */
463 { "ldswa", F3(3, 0x18, 0), F3(~3, ~0x18, ~0), "[1+2]A,d", 0, 0, 0, v9
},
464 { "ldswa", F3(3, 0x18, 0), F3(~3, ~0x18, ~0)|RS2_G0
, "[1]A,d", 0, 0, 0, v9
}, /* lda [rs1+%g0],d */
465 { "ldswa", F3(3, 0x18, 1), F3(~3, ~0x18, ~1), "[1+i]o,d", 0, 0, 0, v9
},
466 { "ldswa", F3(3, 0x18, 1), F3(~3, ~0x18, ~1), "[i+1]o,d", 0, 0, 0, v9
},
467 { "ldswa", F3(3, 0x18, 1), F3(~3, ~0x18, ~1)|RS1_G0
, "[i]o,d", 0, 0, 0, v9
},
468 { "ldswa", F3(3, 0x18, 1), F3(~3, ~0x18, ~1)|SIMM13(~0), "[1]o,d", 0, 0, 0, v9
}, /* ld [rs1+0],d */
470 { "lduba", F3(3, 0x11, 0), F3(~3, ~0x11, ~0), "[1+2]A,d", 0, 0, 0, v6
},
471 { "lduba", F3(3, 0x11, 0), F3(~3, ~0x11, ~0)|RS2_G0
, "[1]A,d", 0, 0, 0, v6
}, /* lduba [rs1+%g0],d */
472 { "lduba", F3(3, 0x11, 1), F3(~3, ~0x11, ~1), "[1+i]o,d", 0, 0, 0, v9
},
473 { "lduba", F3(3, 0x11, 1), F3(~3, ~0x11, ~1), "[i+1]o,d", 0, 0, 0, v9
},
474 { "lduba", F3(3, 0x11, 1), F3(~3, ~0x11, ~1)|RS1_G0
, "[i]o,d", 0, 0, 0, v9
},
475 { "lduba", F3(3, 0x11, 1), F3(~3, ~0x11, ~1)|SIMM13(~0), "[1]o,d", 0, 0, 0, v9
}, /* ld [rs1+0],d */
477 { "lduha", F3(3, 0x12, 0), F3(~3, ~0x12, ~0), "[1+2]A,d", 0, 0, 0, v6
},
478 { "lduha", F3(3, 0x12, 0), F3(~3, ~0x12, ~0)|RS2_G0
, "[1]A,d", 0, 0, 0, v6
}, /* lduha [rs1+%g0],d */
479 { "lduha", F3(3, 0x12, 1), F3(~3, ~0x12, ~1), "[1+i]o,d", 0, 0, 0, v9
},
480 { "lduha", F3(3, 0x12, 1), F3(~3, ~0x12, ~1), "[i+1]o,d", 0, 0, 0, v9
},
481 { "lduha", F3(3, 0x12, 1), F3(~3, ~0x12, ~1)|RS1_G0
, "[i]o,d", 0, 0, 0, v9
},
482 { "lduha", F3(3, 0x12, 1), F3(~3, ~0x12, ~1)|SIMM13(~0), "[1]o,d", 0, 0, 0, v9
}, /* ld [rs1+0],d */
484 { "lduwa", F3(3, 0x10, 0), F3(~3, ~0x10, ~0), "[1+2]A,d", F_ALIAS
, 0, 0, v9
}, /* lduwa === lda */
485 { "lduwa", F3(3, 0x10, 0), F3(~3, ~0x10, ~0)|RS2_G0
, "[1]A,d", F_ALIAS
, 0, 0, v9
}, /* lda [rs1+%g0],d */
486 { "lduwa", F3(3, 0x10, 1), F3(~3, ~0x10, ~1), "[1+i]o,d", F_ALIAS
, 0, 0, v9
},
487 { "lduwa", F3(3, 0x10, 1), F3(~3, ~0x10, ~1), "[i+1]o,d", F_ALIAS
, 0, 0, v9
},
488 { "lduwa", F3(3, 0x10, 1), F3(~3, ~0x10, ~1)|RS1_G0
, "[i]o,d", F_ALIAS
, 0, 0, v9
},
489 { "lduwa", F3(3, 0x10, 1), F3(~3, ~0x10, ~1)|SIMM13(~0), "[1]o,d", F_ALIAS
, 0, 0, v9
}, /* ld [rs1+0],d */
491 { "ldxa", F3(3, 0x1b, 0), F3(~3, ~0x1b, ~0), "[1+2]A,d", 0, 0, 0, v9
},
492 { "ldxa", F3(3, 0x1b, 0), F3(~3, ~0x1b, ~0)|RS2_G0
, "[1]A,d", 0, 0, 0, v9
}, /* lda [rs1+%g0],d */
493 { "ldxa", F3(3, 0x1b, 1), F3(~3, ~0x1b, ~1), "[1+i]o,d", 0, 0, 0, v9
},
494 { "ldxa", F3(3, 0x1b, 1), F3(~3, ~0x1b, ~1), "[i+1]o,d", 0, 0, 0, v9
},
495 { "ldxa", F3(3, 0x1b, 1), F3(~3, ~0x1b, ~1)|RS1_G0
, "[i]o,d", 0, 0, 0, v9
},
496 { "ldxa", F3(3, 0x1b, 1), F3(~3, ~0x1b, ~1)|SIMM13(~0), "[1]o,d", 0, 0, 0, v9
}, /* ld [rs1+0],d */
498 { "st", F3(3, 0x04, 0), F3(~3, ~0x04, ~0)|ASI(~0), "d,[1+2]", 0, 0, 0, v6
},
499 { "st", F3(3, 0x04, 0), F3(~3, ~0x04, ~0)|ASI_RS2(~0), "d,[1]", 0, 0, 0, v6
}, /* st d,[rs1+%g0] */
500 { "st", F3(3, 0x04, 1), F3(~3, ~0x04, ~1), "d,[1+i]", 0, 0, 0, v6
},
501 { "st", F3(3, 0x04, 1), F3(~3, ~0x04, ~1), "d,[i+1]", 0, 0, 0, v6
},
502 { "st", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|RS1_G0
, "d,[i]", 0, 0, 0, v6
},
503 { "st", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|SIMM13(~0), "d,[1]", 0, 0, 0, v6
}, /* st d,[rs1+0] */
504 { "st", F3(3, 0x24, 0), F3(~3, ~0x24, ~0)|ASI(~0), "g,[1+2]", 0, 0, 0, v6
},
505 { "st", F3(3, 0x24, 0), F3(~3, ~0x24, ~0)|ASI_RS2(~0), "g,[1]", 0, 0, 0, v6
}, /* st d[rs1+%g0] */
506 { "st", F3(3, 0x24, 1), F3(~3, ~0x24, ~1), "g,[1+i]", 0, 0, 0, v6
},
507 { "st", F3(3, 0x24, 1), F3(~3, ~0x24, ~1), "g,[i+1]", 0, 0, 0, v6
},
508 { "st", F3(3, 0x24, 1), F3(~3, ~0x24, ~1)|RS1_G0
, "g,[i]", 0, 0, 0, v6
},
509 { "st", F3(3, 0x24, 1), F3(~3, ~0x24, ~1)|SIMM13(~0), "g,[1]", 0, 0, 0, v6
}, /* st d,[rs1+0] */
511 { "st", F3(3, 0x34, 0), F3(~3, ~0x34, ~0)|ASI(~0), "D,[1+2]", 0, 0, 0, v6notv9
},
512 { "st", F3(3, 0x34, 0), F3(~3, ~0x34, ~0)|ASI_RS2(~0), "D,[1]", 0, 0, 0, v6notv9
}, /* st d,[rs1+%g0] */
513 { "st", F3(3, 0x34, 1), F3(~3, ~0x34, ~1), "D,[1+i]", 0, 0, 0, v6notv9
},
514 { "st", F3(3, 0x34, 1), F3(~3, ~0x34, ~1), "D,[i+1]", 0, 0, 0, v6notv9
},
515 { "st", F3(3, 0x34, 1), F3(~3, ~0x34, ~1)|RS1_G0
, "D,[i]", 0, 0, 0, v6notv9
},
516 { "st", F3(3, 0x34, 1), F3(~3, ~0x34, ~1)|SIMM13(~0), "D,[1]", 0, 0, 0, v6notv9
}, /* st d,[rs1+0] */
517 { "st", F3(3, 0x35, 0), F3(~3, ~0x35, ~0)|ASI(~0), "C,[1+2]", 0, 0, 0, v6notv9
},
518 { "st", F3(3, 0x35, 0), F3(~3, ~0x35, ~0)|ASI_RS2(~0), "C,[1]", 0, 0, 0, v6notv9
}, /* st d,[rs1+%g0] */
519 { "st", F3(3, 0x35, 1), F3(~3, ~0x35, ~1), "C,[1+i]", 0, 0, 0, v6notv9
},
520 { "st", F3(3, 0x35, 1), F3(~3, ~0x35, ~1), "C,[i+1]", 0, 0, 0, v6notv9
},
521 { "st", F3(3, 0x35, 1), F3(~3, ~0x35, ~1)|RS1_G0
, "C,[i]", 0, 0, 0, v6notv9
},
522 { "st", F3(3, 0x35, 1), F3(~3, ~0x35, ~1)|SIMM13(~0), "C,[1]", 0, 0, 0, v6notv9
}, /* st d,[rs1+0] */
524 { "st", F3(3, 0x25, 0), F3(~3, ~0x25, ~0)|RD_G0
|ASI(~0), "F,[1+2]", 0, 0, 0, v6
},
525 { "st", F3(3, 0x25, 0), F3(~3, ~0x25, ~0)|RD_G0
|ASI_RS2(~0), "F,[1]", 0, 0, 0, v6
}, /* st d,[rs1+%g0] */
526 { "st", F3(3, 0x25, 1), F3(~3, ~0x25, ~1)|RD_G0
, "F,[1+i]", 0, 0, 0, v6
},
527 { "st", F3(3, 0x25, 1), F3(~3, ~0x25, ~1)|RD_G0
, "F,[i+1]", 0, 0, 0, v6
},
528 { "st", F3(3, 0x25, 1), F3(~3, ~0x25, ~1)|RD_G0
|RS1_G0
, "F,[i]", 0, 0, 0, v6
},
529 { "st", F3(3, 0x25, 1), F3(~3, ~0x25, ~1)|RD_G0
|SIMM13(~0), "F,[1]", 0, 0, 0, v6
}, /* st d,[rs1+0] */
531 { "stw", F3(3, 0x04, 0), F3(~3, ~0x04, ~0)|ASI(~0), "d,[1+2]", F_ALIAS
, 0, 0, v9
},
532 { "stw", F3(3, 0x04, 0), F3(~3, ~0x04, ~0)|ASI_RS2(~0), "d,[1]", F_ALIAS
, 0, 0, v9
}, /* st d,[rs1+%g0] */
533 { "stw", F3(3, 0x04, 1), F3(~3, ~0x04, ~1), "d,[1+i]", F_ALIAS
, 0, 0, v9
},
534 { "stw", F3(3, 0x04, 1), F3(~3, ~0x04, ~1), "d,[i+1]", F_ALIAS
, 0, 0, v9
},
535 { "stw", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|RS1_G0
, "d,[i]", F_ALIAS
, 0, 0, v9
},
536 { "stw", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|SIMM13(~0), "d,[1]", F_ALIAS
, 0, 0, v9
}, /* st d,[rs1+0] */
537 { "stsw", F3(3, 0x04, 0), F3(~3, ~0x04, ~0)|ASI(~0), "d,[1+2]", F_ALIAS
, 0, 0, v9
},
538 { "stsw", F3(3, 0x04, 0), F3(~3, ~0x04, ~0)|ASI_RS2(~0), "d,[1]", F_ALIAS
, 0, 0, v9
}, /* st d,[rs1+%g0] */
539 { "stsw", F3(3, 0x04, 1), F3(~3, ~0x04, ~1), "d,[1+i]", F_ALIAS
, 0, 0, v9
},
540 { "stsw", F3(3, 0x04, 1), F3(~3, ~0x04, ~1), "d,[i+1]", F_ALIAS
, 0, 0, v9
},
541 { "stsw", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|RS1_G0
, "d,[i]", F_ALIAS
, 0, 0, v9
},
542 { "stsw", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|SIMM13(~0), "d,[1]", F_ALIAS
, 0, 0, v9
}, /* st d,[rs1+0] */
543 { "stuw", F3(3, 0x04, 0), F3(~3, ~0x04, ~0)|ASI(~0), "d,[1+2]", F_ALIAS
, 0, 0, v9
},
544 { "stuw", F3(3, 0x04, 0), F3(~3, ~0x04, ~0)|ASI_RS2(~0), "d,[1]", F_ALIAS
, 0, 0, v9
}, /* st d,[rs1+%g0] */
545 { "stuw", F3(3, 0x04, 1), F3(~3, ~0x04, ~1), "d,[1+i]", F_ALIAS
, 0, 0, v9
},
546 { "stuw", F3(3, 0x04, 1), F3(~3, ~0x04, ~1), "d,[i+1]", F_ALIAS
, 0, 0, v9
},
547 { "stuw", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|RS1_G0
, "d,[i]", F_ALIAS
, 0, 0, v9
},
548 { "stuw", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|SIMM13(~0), "d,[1]", F_ALIAS
, 0, 0, v9
}, /* st d,[rs1+0] */
550 { "spill", F3(3, 0x04, 0), F3(~3, ~0x04, ~0)|ASI(~0), "d,[1+2]", F_ALIAS
, 0, 0, v6
},
551 { "spill", F3(3, 0x04, 0), F3(~3, ~0x04, ~0)|ASI_RS2(~0), "d,[1]", F_ALIAS
, 0, 0, v6
}, /* st d,[rs1+%g0] */
552 { "spill", F3(3, 0x04, 1), F3(~3, ~0x04, ~1), "d,[1+i]", F_ALIAS
, 0, 0, v6
},
553 { "spill", F3(3, 0x04, 1), F3(~3, ~0x04, ~1), "d,[i+1]", F_ALIAS
, 0, 0, v6
},
554 { "spill", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|RS1_G0
, "d,[i]", F_ALIAS
, 0, 0, v6
},
555 { "spill", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|SIMM13(~0), "d,[1]", F_ALIAS
, 0, 0, v6
}, /* st d,[rs1+0] */
557 { "sta", F3(3, 0x14, 0), F3(~3, ~0x14, ~0), "d,[1+2]A", 0, 0, 0, v6
},
558 { "sta", F3(3, 0x14, 0), F3(~3, ~0x14, ~0)|RS2(~0), "d,[1]A", 0, 0, 0, v6
}, /* sta d,[rs1+%g0] */
559 { "sta", F3(3, 0x14, 1), F3(~3, ~0x14, ~1), "d,[1+i]o", 0, 0, 0, v9
},
560 { "sta", F3(3, 0x14, 1), F3(~3, ~0x14, ~1), "d,[i+1]o", 0, 0, 0, v9
},
561 { "sta", F3(3, 0x14, 1), F3(~3, ~0x14, ~1)|RS1_G0
, "d,[i]o", 0, 0, 0, v9
},
562 { "sta", F3(3, 0x14, 1), F3(~3, ~0x14, ~1)|SIMM13(~0), "d,[1]o", 0, 0, 0, v9
}, /* st d,[rs1+0] */
564 { "sta", F3(3, 0x34, 0), F3(~3, ~0x34, ~0), "g,[1+2]A", 0, 0, 0, v9
},
565 { "sta", F3(3, 0x34, 0), F3(~3, ~0x34, ~0)|RS2(~0), "g,[1]A", 0, 0, 0, v9
}, /* sta d,[rs1+%g0] */
566 { "sta", F3(3, 0x34, 1), F3(~3, ~0x34, ~1), "g,[1+i]o", 0, 0, 0, v9
},
567 { "sta", F3(3, 0x34, 1), F3(~3, ~0x34, ~1), "g,[i+1]o", 0, 0, 0, v9
},
568 { "sta", F3(3, 0x34, 1), F3(~3, ~0x34, ~1)|RS1_G0
, "g,[i]o", 0, 0, 0, v9
},
569 { "sta", F3(3, 0x34, 1), F3(~3, ~0x34, ~1)|SIMM13(~0), "g,[1]o", 0, 0, 0, v9
}, /* st d,[rs1+0] */
571 { "stwa", F3(3, 0x14, 0), F3(~3, ~0x14, ~0), "d,[1+2]A", F_ALIAS
, 0, 0, v9
},
572 { "stwa", F3(3, 0x14, 0), F3(~3, ~0x14, ~0)|RS2(~0), "d,[1]A", F_ALIAS
, 0, 0, v9
}, /* sta d,[rs1+%g0] */
573 { "stwa", F3(3, 0x14, 1), F3(~3, ~0x14, ~1), "d,[1+i]o", F_ALIAS
, 0, 0, v9
},
574 { "stwa", F3(3, 0x14, 1), F3(~3, ~0x14, ~1), "d,[i+1]o", F_ALIAS
, 0, 0, v9
},
575 { "stwa", F3(3, 0x14, 1), F3(~3, ~0x14, ~1)|RS1_G0
, "d,[i]o", F_ALIAS
, 0, 0, v9
},
576 { "stwa", F3(3, 0x14, 1), F3(~3, ~0x14, ~1)|SIMM13(~0), "d,[1]o", F_ALIAS
, 0, 0, v9
}, /* st d,[rs1+0] */
577 { "stswa", F3(3, 0x14, 0), F3(~3, ~0x14, ~0), "d,[1+2]A", F_ALIAS
, 0, 0, v9
},
578 { "stswa", F3(3, 0x14, 0), F3(~3, ~0x14, ~0)|RS2(~0), "d,[1]A", F_ALIAS
, 0, 0, v9
}, /* sta d,[rs1+%g0] */
579 { "stswa", F3(3, 0x14, 1), F3(~3, ~0x14, ~1), "d,[1+i]o", F_ALIAS
, 0, 0, v9
},
580 { "stswa", F3(3, 0x14, 1), F3(~3, ~0x14, ~1), "d,[i+1]o", F_ALIAS
, 0, 0, v9
},
581 { "stswa", F3(3, 0x14, 1), F3(~3, ~0x14, ~1)|RS1_G0
, "d,[i]o", F_ALIAS
, 0, 0, v9
},
582 { "stswa", F3(3, 0x14, 1), F3(~3, ~0x14, ~1)|SIMM13(~0), "d,[1]o", F_ALIAS
, 0, 0, v9
}, /* st d,[rs1+0] */
583 { "stuwa", F3(3, 0x14, 0), F3(~3, ~0x14, ~0), "d,[1+2]A", F_ALIAS
, 0, 0, v9
},
584 { "stuwa", F3(3, 0x14, 0), F3(~3, ~0x14, ~0)|RS2(~0), "d,[1]A", F_ALIAS
, 0, 0, v9
}, /* sta d,[rs1+%g0] */
585 { "stuwa", F3(3, 0x14, 1), F3(~3, ~0x14, ~1), "d,[1+i]o", F_ALIAS
, 0, 0, v9
},
586 { "stuwa", F3(3, 0x14, 1), F3(~3, ~0x14, ~1), "d,[i+1]o", F_ALIAS
, 0, 0, v9
},
587 { "stuwa", F3(3, 0x14, 1), F3(~3, ~0x14, ~1)|RS1_G0
, "d,[i]o", F_ALIAS
, 0, 0, v9
},
588 { "stuwa", F3(3, 0x14, 1), F3(~3, ~0x14, ~1)|SIMM13(~0), "d,[1]o", F_ALIAS
, 0, 0, v9
}, /* st d,[rs1+0] */
590 { "stb", F3(3, 0x05, 0), F3(~3, ~0x05, ~0)|ASI(~0), "d,[1+2]", 0, 0, 0, v6
},
591 { "stb", F3(3, 0x05, 0), F3(~3, ~0x05, ~0)|ASI_RS2(~0), "d,[1]", 0, 0, 0, v6
}, /* stb d,[rs1+%g0] */
592 { "stb", F3(3, 0x05, 1), F3(~3, ~0x05, ~1), "d,[1+i]", 0, 0, 0, v6
},
593 { "stb", F3(3, 0x05, 1), F3(~3, ~0x05, ~1), "d,[i+1]", 0, 0, 0, v6
},
594 { "stb", F3(3, 0x05, 1), F3(~3, ~0x05, ~1)|RS1_G0
, "d,[i]", 0, 0, 0, v6
},
595 { "stb", F3(3, 0x05, 1), F3(~3, ~0x05, ~1)|SIMM13(~0), "d,[1]", 0, 0, 0, v6
}, /* stb d,[rs1+0] */
597 { "stsb", F3(3, 0x05, 0), F3(~3, ~0x05, ~0)|ASI(~0), "d,[1+2]", F_ALIAS
, 0, 0, v6
},
598 { "stsb", F3(3, 0x05, 0), F3(~3, ~0x05, ~0)|ASI_RS2(~0), "d,[1]", F_ALIAS
, 0, 0, v6
}, /* stb d,[rs1+%g0] */
599 { "stsb", F3(3, 0x05, 1), F3(~3, ~0x05, ~1), "d,[1+i]", F_ALIAS
, 0, 0, v6
},
600 { "stsb", F3(3, 0x05, 1), F3(~3, ~0x05, ~1), "d,[i+1]", F_ALIAS
, 0, 0, v6
},
601 { "stsb", F3(3, 0x05, 1), F3(~3, ~0x05, ~1)|RS1_G0
, "d,[i]", F_ALIAS
, 0, 0, v6
},
602 { "stsb", F3(3, 0x05, 1), F3(~3, ~0x05, ~1)|SIMM13(~0), "d,[1]", F_ALIAS
, 0, 0, v6
}, /* stb d,[rs1+0] */
603 { "stub", F3(3, 0x05, 0), F3(~3, ~0x05, ~0)|ASI(~0), "d,[1+2]", F_ALIAS
, 0, 0, v6
},
604 { "stub", F3(3, 0x05, 0), F3(~3, ~0x05, ~0)|ASI_RS2(~0), "d,[1]", F_ALIAS
, 0, 0, v6
}, /* stb d,[rs1+%g0] */
605 { "stub", F3(3, 0x05, 1), F3(~3, ~0x05, ~1), "d,[1+i]", F_ALIAS
, 0, 0, v6
},
606 { "stub", F3(3, 0x05, 1), F3(~3, ~0x05, ~1), "d,[i+1]", F_ALIAS
, 0, 0, v6
},
607 { "stub", F3(3, 0x05, 1), F3(~3, ~0x05, ~1)|RS1_G0
, "d,[i]", F_ALIAS
, 0, 0, v6
},
608 { "stub", F3(3, 0x05, 1), F3(~3, ~0x05, ~1)|SIMM13(~0), "d,[1]", F_ALIAS
, 0, 0, v6
}, /* stb d,[rs1+0] */
610 { "stba", F3(3, 0x15, 0), F3(~3, ~0x15, ~0), "d,[1+2]A", 0, 0, 0, v6
},
611 { "stba", F3(3, 0x15, 0), F3(~3, ~0x15, ~0)|RS2(~0), "d,[1]A", 0, 0, 0, v6
}, /* stba d,[rs1+%g0] */
612 { "stba", F3(3, 0x15, 1), F3(~3, ~0x15, ~1), "d,[1+i]o", 0, 0, 0, v9
},
613 { "stba", F3(3, 0x15, 1), F3(~3, ~0x15, ~1), "d,[i+1]o", 0, 0, 0, v9
},
614 { "stba", F3(3, 0x15, 1), F3(~3, ~0x15, ~1)|RS1_G0
, "d,[i]o", 0, 0, 0, v9
},
615 { "stba", F3(3, 0x15, 1), F3(~3, ~0x15, ~1)|SIMM13(~0), "d,[1]o", 0, 0, 0, v9
}, /* stb d,[rs1+0] */
617 { "stsba", F3(3, 0x15, 0), F3(~3, ~0x15, ~0), "d,[1+2]A", F_ALIAS
, 0, 0, v6
},
618 { "stsba", F3(3, 0x15, 0), F3(~3, ~0x15, ~0)|RS2(~0), "d,[1]A", F_ALIAS
, 0, 0, v6
}, /* stba d,[rs1+%g0] */
619 { "stsba", F3(3, 0x15, 1), F3(~3, ~0x15, ~1), "d,[1+i]o", F_ALIAS
, 0, 0, v9
},
620 { "stsba", F3(3, 0x15, 1), F3(~3, ~0x15, ~1), "d,[i+1]o", F_ALIAS
, 0, 0, v9
},
621 { "stsba", F3(3, 0x15, 1), F3(~3, ~0x15, ~1)|RS1_G0
, "d,[i]o", F_ALIAS
, 0, 0, v9
},
622 { "stsba", F3(3, 0x15, 1), F3(~3, ~0x15, ~1)|SIMM13(~0), "d,[1]o", F_ALIAS
, 0, 0, v9
}, /* stb d,[rs1+0] */
623 { "stuba", F3(3, 0x15, 0), F3(~3, ~0x15, ~0), "d,[1+2]A", F_ALIAS
, 0, 0, v6
},
624 { "stuba", F3(3, 0x15, 0), F3(~3, ~0x15, ~0)|RS2(~0), "d,[1]A", F_ALIAS
, 0, 0, v6
}, /* stba d,[rs1+%g0] */
625 { "stuba", F3(3, 0x15, 1), F3(~3, ~0x15, ~1), "d,[1+i]o", F_ALIAS
, 0, 0, v9
},
626 { "stuba", F3(3, 0x15, 1), F3(~3, ~0x15, ~1), "d,[i+1]o", F_ALIAS
, 0, 0, v9
},
627 { "stuba", F3(3, 0x15, 1), F3(~3, ~0x15, ~1)|RS1_G0
, "d,[i]o", F_ALIAS
, 0, 0, v9
},
628 { "stuba", F3(3, 0x15, 1), F3(~3, ~0x15, ~1)|SIMM13(~0), "d,[1]o", F_ALIAS
, 0, 0, v9
}, /* stb d,[rs1+0] */
630 { "sttw", F3(3, 0x07, 0), F3(~3, ~0x07, ~0)|ASI(~0), "d,[1+2]", 0, 0, 0, v9
},
631 { "sttw", F3(3, 0x07, 0), F3(~3, ~0x07, ~0)|ASI_RS2(~0), "d,[1]", 0, 0, 0, v9
}, /* std d,[rs1+%g0] */
632 { "sttw", F3(3, 0x07, 1), F3(~3, ~0x07, ~1), "d,[1+i]", 0, 0, 0, v9
},
633 { "sttw", F3(3, 0x07, 1), F3(~3, ~0x07, ~1), "d,[i+1]", 0, 0, 0, v9
},
634 { "sttw", F3(3, 0x07, 1), F3(~3, ~0x07, ~1)|RS1_G0
, "d,[i]", 0, 0, 0, v9
},
635 { "sttw", F3(3, 0x07, 1), F3(~3, ~0x07, ~1)|SIMM13(~0), "d,[1]", 0, 0, 0, v9
}, /* std d,[rs1+0] */
637 { "std", F3(3, 0x07, 0), F3(~3, ~0x07, ~0)|ASI(~0), "d,[1+2]", F_PREF_ALIAS
, 0, 0, v6
},
638 { "std", F3(3, 0x07, 0), F3(~3, ~0x07, ~0)|ASI_RS2(~0), "d,[1]", F_PREF_ALIAS
, 0, 0, v6
}, /* std d,[rs1+%g0] */
639 { "std", F3(3, 0x07, 1), F3(~3, ~0x07, ~1), "d,[1+i]", F_PREF_ALIAS
, 0, 0, v6
},
640 { "std", F3(3, 0x07, 1), F3(~3, ~0x07, ~1), "d,[i+1]", F_PREF_ALIAS
, 0, 0, v6
},
641 { "std", F3(3, 0x07, 1), F3(~3, ~0x07, ~1)|RS1_G0
, "d,[i]", F_PREF_ALIAS
, 0, 0, v6
},
642 { "std", F3(3, 0x07, 1), F3(~3, ~0x07, ~1)|SIMM13(~0), "d,[1]", F_PREF_ALIAS
, 0, 0, v6
}, /* std d,[rs1+0] */
644 { "std", F3(3, 0x26, 0), F3(~3, ~0x26, ~0)|ASI(~0), "q,[1+2]", 0, 0, 0, v6notv9
},
645 { "std", F3(3, 0x26, 0), F3(~3, ~0x26, ~0)|ASI_RS2(~0), "q,[1]", 0, 0, 0, v6notv9
}, /* std d,[rs1+%g0] */
646 { "std", F3(3, 0x26, 1), F3(~3, ~0x26, ~1), "q,[1+i]", 0, 0, 0, v6notv9
},
647 { "std", F3(3, 0x26, 1), F3(~3, ~0x26, ~1), "q,[i+1]", 0, 0, 0, v6notv9
},
648 { "std", F3(3, 0x26, 1), F3(~3, ~0x26, ~1)|RS1_G0
, "q,[i]", 0, 0, 0, v6notv9
},
649 { "std", F3(3, 0x26, 1), F3(~3, ~0x26, ~1)|SIMM13(~0), "q,[1]", 0, 0, 0, v6notv9
}, /* std d,[rs1+0] */
650 { "std", F3(3, 0x27, 0), F3(~3, ~0x27, ~0)|ASI(~0), "H,[1+2]", 0, 0, 0, v6
},
651 { "std", F3(3, 0x27, 0), F3(~3, ~0x27, ~0)|ASI_RS2(~0), "H,[1]", 0, 0, 0, v6
}, /* std d,[rs1+%g0] */
652 { "std", F3(3, 0x27, 1), F3(~3, ~0x27, ~1), "H,[1+i]", 0, 0, 0, v6
},
653 { "std", F3(3, 0x27, 1), F3(~3, ~0x27, ~1), "H,[i+1]", 0, 0, 0, v6
},
654 { "std", F3(3, 0x27, 1), F3(~3, ~0x27, ~1)|RS1_G0
, "H,[i]", 0, 0, 0, v6
},
655 { "std", F3(3, 0x27, 1), F3(~3, ~0x27, ~1)|SIMM13(~0), "H,[1]", 0, 0, 0, v6
}, /* std d,[rs1+0] */
657 { "std", F3(3, 0x36, 0), F3(~3, ~0x36, ~0)|ASI(~0), "Q,[1+2]", 0, 0, 0, v6notv9
},
658 { "std", F3(3, 0x36, 0), F3(~3, ~0x36, ~0)|ASI_RS2(~0), "Q,[1]", 0, 0, 0, v6notv9
}, /* std d,[rs1+%g0] */
659 { "std", F3(3, 0x36, 1), F3(~3, ~0x36, ~1), "Q,[1+i]", 0, 0, 0, v6notv9
},
660 { "std", F3(3, 0x36, 1), F3(~3, ~0x36, ~1), "Q,[i+1]", 0, 0, 0, v6notv9
},
661 { "std", F3(3, 0x36, 1), F3(~3, ~0x36, ~1)|RS1_G0
, "Q,[i]", 0, 0, 0, v6notv9
},
662 { "std", F3(3, 0x36, 1), F3(~3, ~0x36, ~1)|SIMM13(~0), "Q,[1]", 0, 0, 0, v6notv9
}, /* std d,[rs1+0] */
663 { "std", F3(3, 0x37, 0), F3(~3, ~0x37, ~0)|ASI(~0), "D,[1+2]", 0, 0, 0, v6notv9
},
664 { "std", F3(3, 0x37, 0), F3(~3, ~0x37, ~0)|ASI_RS2(~0), "D,[1]", 0, 0, 0, v6notv9
}, /* std d,[rs1+%g0] */
665 { "std", F3(3, 0x37, 1), F3(~3, ~0x37, ~1), "D,[1+i]", 0, 0, 0, v6notv9
},
666 { "std", F3(3, 0x37, 1), F3(~3, ~0x37, ~1), "D,[i+1]", 0, 0, 0, v6notv9
},
667 { "std", F3(3, 0x37, 1), F3(~3, ~0x37, ~1)|RS1_G0
, "D,[i]", 0, 0, 0, v6notv9
},
668 { "std", F3(3, 0x37, 1), F3(~3, ~0x37, ~1)|SIMM13(~0), "D,[1]", 0, 0, 0, v6notv9
}, /* std d,[rs1+0] */
670 { "spilld", F3(3, 0x07, 0), F3(~3, ~0x07, ~0)|ASI(~0), "d,[1+2]", F_ALIAS
, 0, 0, v6
},
671 { "spilld", F3(3, 0x07, 0), F3(~3, ~0x07, ~0)|ASI_RS2(~0), "d,[1]", F_ALIAS
, 0, 0, v6
}, /* std d,[rs1+%g0] */
672 { "spilld", F3(3, 0x07, 1), F3(~3, ~0x07, ~1), "d,[1+i]", F_ALIAS
, 0, 0, v6
},
673 { "spilld", F3(3, 0x07, 1), F3(~3, ~0x07, ~1), "d,[i+1]", F_ALIAS
, 0, 0, v6
},
674 { "spilld", F3(3, 0x07, 1), F3(~3, ~0x07, ~1)|RS1_G0
, "d,[i]", F_ALIAS
, 0, 0, v6
},
675 { "spilld", F3(3, 0x07, 1), F3(~3, ~0x07, ~1)|SIMM13(~0), "d,[1]", F_ALIAS
, 0, 0, v6
}, /* std d,[rs1+0] */
677 { "sttwa", F3(3, 0x17, 0), F3(~3, ~0x17, ~0), "d,[1+2]A", 0, 0, 0, v9
},
678 { "sttwa", F3(3, 0x17, 0), F3(~3, ~0x17, ~0)|RS2(~0), "d,[1]A", 0, 0, 0, v9
}, /* stda d,[rs1+%g0] */
679 { "sttwa", F3(3, 0x17, 1), F3(~3, ~0x17, ~1), "d,[1+i]o", 0, 0, 0, v9
},
680 { "sttwa", F3(3, 0x17, 1), F3(~3, ~0x17, ~1), "d,[i+1]o", 0, 0, 0, v9
},
681 { "sttwa", F3(3, 0x17, 1), F3(~3, ~0x17, ~1)|RS1_G0
, "d,[i]o", 0, 0, 0, v9
},
682 { "sttwa", F3(3, 0x17, 1), F3(~3, ~0x17, ~1)|SIMM13(~0), "d,[1]o", 0, 0, 0, v9
}, /* std d,[rs1+0] */
684 { "stda", F3(3, 0x17, 0), F3(~3, ~0x17, ~0), "d,[1+2]A", F_ALIAS
, 0, 0, v6
},
685 { "stda", F3(3, 0x17, 0), F3(~3, ~0x17, ~0)|RS2(~0), "d,[1]A", F_ALIAS
, 0, 0, v6
}, /* stda d,[rs1+%g0] */
686 { "stda", F3(3, 0x17, 1), F3(~3, ~0x17, ~1), "d,[1+i]o", F_ALIAS
, 0, 0, v9
},
687 { "stda", F3(3, 0x17, 1), F3(~3, ~0x17, ~1), "d,[i+1]o", F_ALIAS
, 0, 0, v9
},
688 { "stda", F3(3, 0x17, 1), F3(~3, ~0x17, ~1)|RS1_G0
, "d,[i]o", F_ALIAS
, 0, 0, v9
},
689 { "stda", F3(3, 0x17, 1), F3(~3, ~0x17, ~1)|SIMM13(~0), "d,[1]o", F_ALIAS
, 0, 0, v9
}, /* std d,[rs1+0] */
690 { "stda", F3(3, 0x37, 0), F3(~3, ~0x37, ~0), "H,[1+2]A", 0, 0, 0, v9
},
691 { "stda", F3(3, 0x37, 0), F3(~3, ~0x37, ~0)|RS2(~0), "H,[1]A", 0, 0, 0, v9
}, /* stda d,[rs1+%g0] */
692 { "stda", F3(3, 0x37, 1), F3(~3, ~0x37, ~1), "H,[1+i]o", 0, 0, 0, v9
},
693 { "stda", F3(3, 0x37, 1), F3(~3, ~0x37, ~1), "H,[i+1]o", 0, 0, 0, v9
},
694 { "stda", F3(3, 0x37, 1), F3(~3, ~0x37, ~1)|RS1_G0
, "H,[i]o", 0, 0, 0, v9
},
695 { "stda", F3(3, 0x37, 1), F3(~3, ~0x37, ~1)|SIMM13(~0), "H,[1]o", 0, 0, 0, v9
}, /* std d,[rs1+0] */
697 { "sth", F3(3, 0x06, 0), F3(~3, ~0x06, ~0)|ASI(~0), "d,[1+2]", 0, 0, 0, v6
},
698 { "sth", F3(3, 0x06, 0), F3(~3, ~0x06, ~0)|ASI_RS2(~0), "d,[1]", 0, 0, 0, v6
}, /* sth d,[rs1+%g0] */
699 { "sth", F3(3, 0x06, 1), F3(~3, ~0x06, ~1), "d,[1+i]", 0, 0, 0, v6
},
700 { "sth", F3(3, 0x06, 1), F3(~3, ~0x06, ~1), "d,[i+1]", 0, 0, 0, v6
},
701 { "sth", F3(3, 0x06, 1), F3(~3, ~0x06, ~1)|RS1_G0
, "d,[i]", 0, 0, 0, v6
},
702 { "sth", F3(3, 0x06, 1), F3(~3, ~0x06, ~1)|SIMM13(~0), "d,[1]", 0, 0, 0, v6
}, /* sth d,[rs1+0] */
704 { "stsh", F3(3, 0x06, 0), F3(~3, ~0x06, ~0)|ASI(~0), "d,[1+2]", F_ALIAS
, 0, 0, v6
},
705 { "stsh", F3(3, 0x06, 0), F3(~3, ~0x06, ~0)|ASI_RS2(~0), "d,[1]", F_ALIAS
, 0, 0, v6
}, /* sth d,[rs1+%g0] */
706 { "stsh", F3(3, 0x06, 1), F3(~3, ~0x06, ~1), "d,[1+i]", F_ALIAS
, 0, 0, v6
},
707 { "stsh", F3(3, 0x06, 1), F3(~3, ~0x06, ~1), "d,[i+1]", F_ALIAS
, 0, 0, v6
},
708 { "stsh", F3(3, 0x06, 1), F3(~3, ~0x06, ~1)|RS1_G0
, "d,[i]", F_ALIAS
, 0, 0, v6
},
709 { "stsh", F3(3, 0x06, 1), F3(~3, ~0x06, ~1)|SIMM13(~0), "d,[1]", F_ALIAS
, 0, 0, v6
}, /* sth d,[rs1+0] */
710 { "stuh", F3(3, 0x06, 0), F3(~3, ~0x06, ~0)|ASI(~0), "d,[1+2]", F_ALIAS
, 0, 0, v6
},
711 { "stuh", F3(3, 0x06, 0), F3(~3, ~0x06, ~0)|ASI_RS2(~0), "d,[1]", F_ALIAS
, 0, 0, v6
}, /* sth d,[rs1+%g0] */
712 { "stuh", F3(3, 0x06, 1), F3(~3, ~0x06, ~1), "d,[1+i]", F_ALIAS
, 0, 0, v6
},
713 { "stuh", F3(3, 0x06, 1), F3(~3, ~0x06, ~1), "d,[i+1]", F_ALIAS
, 0, 0, v6
},
714 { "stuh", F3(3, 0x06, 1), F3(~3, ~0x06, ~1)|RS1_G0
, "d,[i]", F_ALIAS
, 0, 0, v6
},
715 { "stuh", F3(3, 0x06, 1), F3(~3, ~0x06, ~1)|SIMM13(~0), "d,[1]", F_ALIAS
, 0, 0, v6
}, /* sth d,[rs1+0] */
717 { "stha", F3(3, 0x16, 0), F3(~3, ~0x16, ~0), "d,[1+2]A", 0, 0, 0, v6
},
718 { "stha", F3(3, 0x16, 0), F3(~3, ~0x16, ~0)|RS2(~0), "d,[1]A", 0, 0, 0, v6
}, /* stha ,[rs1+%g0] */
719 { "stha", F3(3, 0x16, 1), F3(~3, ~0x16, ~1), "d,[1+i]o", 0, 0, 0, v9
},
720 { "stha", F3(3, 0x16, 1), F3(~3, ~0x16, ~1), "d,[i+1]o", 0, 0, 0, v9
},
721 { "stha", F3(3, 0x16, 1), F3(~3, ~0x16, ~1)|RS1_G0
, "d,[i]o", 0, 0, 0, v9
},
722 { "stha", F3(3, 0x16, 1), F3(~3, ~0x16, ~1)|SIMM13(~0), "d,[1]o", 0, 0, 0, v9
}, /* sth d,[rs1+0] */
724 { "stsha", F3(3, 0x16, 0), F3(~3, ~0x16, ~0), "d,[1+2]A", F_ALIAS
, 0, 0, v6
},
725 { "stsha", F3(3, 0x16, 0), F3(~3, ~0x16, ~0)|RS2(~0), "d,[1]A", F_ALIAS
, 0, 0, v6
}, /* stha ,[rs1+%g0] */
726 { "stsha", F3(3, 0x16, 1), F3(~3, ~0x16, ~1), "d,[1+i]o", F_ALIAS
, 0, 0, v9
},
727 { "stsha", F3(3, 0x16, 1), F3(~3, ~0x16, ~1), "d,[i+1]o", F_ALIAS
, 0, 0, v9
},
728 { "stsha", F3(3, 0x16, 1), F3(~3, ~0x16, ~1)|RS1_G0
, "d,[i]o", F_ALIAS
, 0, 0, v9
},
729 { "stsha", F3(3, 0x16, 1), F3(~3, ~0x16, ~1)|SIMM13(~0), "d,[1]o", F_ALIAS
, 0, 0, v9
}, /* sth d,[rs1+0] */
730 { "stuha", F3(3, 0x16, 0), F3(~3, ~0x16, ~0), "d,[1+2]A", F_ALIAS
, 0, 0, v6
},
731 { "stuha", F3(3, 0x16, 0), F3(~3, ~0x16, ~0)|RS2(~0), "d,[1]A", F_ALIAS
, 0, 0, v6
}, /* stha ,[rs1+%g0] */
732 { "stuha", F3(3, 0x16, 1), F3(~3, ~0x16, ~1), "d,[1+i]o", F_ALIAS
, 0, 0, v9
},
733 { "stuha", F3(3, 0x16, 1), F3(~3, ~0x16, ~1), "d,[i+1]o", F_ALIAS
, 0, 0, v9
},
734 { "stuha", F3(3, 0x16, 1), F3(~3, ~0x16, ~1)|RS1_G0
, "d,[i]o", F_ALIAS
, 0, 0, v9
},
735 { "stuha", F3(3, 0x16, 1), F3(~3, ~0x16, ~1)|SIMM13(~0), "d,[1]o", F_ALIAS
, 0, 0, v9
}, /* sth d,[rs1+0] */
737 { "stx", F3(3, 0x0e, 0), F3(~3, ~0x0e, ~0)|ASI(~0), "d,[1+2]", 0, 0, 0, v9
},
738 { "stx", F3(3, 0x0e, 0), F3(~3, ~0x0e, ~0)|ASI_RS2(~0), "d,[1]", 0, 0, 0, v9
}, /* stx d,[rs1+%g0] */
739 { "stx", F3(3, 0x0e, 1), F3(~3, ~0x0e, ~1), "d,[1+i]", 0, 0, 0, v9
},
740 { "stx", F3(3, 0x0e, 1), F3(~3, ~0x0e, ~1), "d,[i+1]", 0, 0, 0, v9
},
741 { "stx", F3(3, 0x0e, 1), F3(~3, ~0x0e, ~1)|RS1_G0
, "d,[i]", 0, 0, 0, v9
},
742 { "stx", F3(3, 0x0e, 1), F3(~3, ~0x0e, ~1)|SIMM13(~0), "d,[1]", 0, 0, 0, v9
}, /* stx d,[rs1+0] */
744 { "stx", F3(3, 0x25, 0)|RD(1), F3(~3, ~0x25, ~0)|ASI(~0)|RD(~1), "F,[1+2]", 0, 0, 0, v9
},
745 { "stx", F3(3, 0x25, 0)|RD(1), F3(~3, ~0x25, ~0)|ASI_RS2(~0)|RD(~1),"F,[1]", 0, 0, 0, v9
}, /* stx d,[rs1+%g0] */
746 { "stx", F3(3, 0x25, 1)|RD(1), F3(~3, ~0x25, ~1)|RD(~1), "F,[1+i]", 0, 0, 0, v9
},
747 { "stx", F3(3, 0x25, 1)|RD(1), F3(~3, ~0x25, ~1)|RD(~1), "F,[i+1]", 0, 0, 0, v9
},
748 { "stx", F3(3, 0x25, 1)|RD(1), F3(~3, ~0x25, ~1)|RS1_G0
|RD(~1), "F,[i]", 0, 0, 0, v9
},
749 { "stx", F3(3, 0x25, 1)|RD(1), F3(~3, ~0x25, ~1)|SIMM13(~0)|RD(~1),"F,[1]", 0, 0, 0, v9
}, /* stx d,[rs1+0] */
751 { "stxa", F3(3, 0x1e, 0), F3(~3, ~0x1e, ~0), "d,[1+2]A", 0, 0, 0, v9
},
752 { "stxa", F3(3, 0x1e, 0), F3(~3, ~0x1e, ~0)|RS2(~0), "d,[1]A", 0, 0, 0, v9
}, /* stxa d,[rs1+%g0] */
753 { "stxa", F3(3, 0x1e, 1), F3(~3, ~0x1e, ~1), "d,[1+i]o", 0, 0, 0, v9
},
754 { "stxa", F3(3, 0x1e, 1), F3(~3, ~0x1e, ~1), "d,[i+1]o", 0, 0, 0, v9
},
755 { "stxa", F3(3, 0x1e, 1), F3(~3, ~0x1e, ~1)|RS1_G0
, "d,[i]o", 0, 0, 0, v9
},
756 { "stxa", F3(3, 0x1e, 1), F3(~3, ~0x1e, ~1)|SIMM13(~0), "d,[1]o", 0, 0, 0, v9
}, /* stx d,[rs1+0] */
758 { "stq", F3(3, 0x26, 0), F3(~3, ~0x26, ~0)|ASI(~0), "J,[1+2]", 0, 0, 0, v9
},
759 { "stq", F3(3, 0x26, 0), F3(~3, ~0x26, ~0)|ASI_RS2(~0), "J,[1]", 0, 0, 0, v9
}, /* stq [rs1+%g0] */
760 { "stq", F3(3, 0x26, 1), F3(~3, ~0x26, ~1), "J,[1+i]", 0, 0, 0, v9
},
761 { "stq", F3(3, 0x26, 1), F3(~3, ~0x26, ~1), "J,[i+1]", 0, 0, 0, v9
},
762 { "stq", F3(3, 0x26, 1), F3(~3, ~0x26, ~1)|RS1_G0
, "J,[i]", 0, 0, 0, v9
},
763 { "stq", F3(3, 0x26, 1), F3(~3, ~0x26, ~1)|SIMM13(~0), "J,[1]", 0, 0, 0, v9
}, /* stq [rs1+0] */
765 { "stqa", F3(3, 0x36, 0), F3(~3, ~0x36, ~0)|ASI(~0), "J,[1+2]A", 0, 0, 0, v9
},
766 { "stqa", F3(3, 0x36, 0), F3(~3, ~0x36, ~0)|ASI_RS2(~0), "J,[1]A", 0, 0, 0, v9
}, /* stqa [rs1+%g0] */
767 { "stqa", F3(3, 0x36, 1), F3(~3, ~0x36, ~1), "J,[1+i]o", 0, 0, 0, v9
},
768 { "stqa", F3(3, 0x36, 1), F3(~3, ~0x36, ~1), "J,[i+1]o", 0, 0, 0, v9
},
769 { "stqa", F3(3, 0x36, 1), F3(~3, ~0x36, ~1)|RS1_G0
, "J,[i]o", 0, 0, 0, v9
},
770 { "stqa", F3(3, 0x36, 1), F3(~3, ~0x36, ~1)|SIMM13(~0), "J,[1]o", 0, 0, 0, v9
}, /* stqa [rs1+0] */
772 { "swap", F3(3, 0x0f, 0), F3(~3, ~0x0f, ~0)|ASI(~0), "[1+2],d", 0, 0, 0, v7
},
773 { "swap", F3(3, 0x0f, 0), F3(~3, ~0x0f, ~0)|ASI_RS2(~0), "[1],d", 0, 0, 0, v7
}, /* swap [rs1+%g0],d */
774 { "swap", F3(3, 0x0f, 1), F3(~3, ~0x0f, ~1), "[1+i],d", 0, 0, 0, v7
},
775 { "swap", F3(3, 0x0f, 1), F3(~3, ~0x0f, ~1), "[i+1],d", 0, 0, 0, v7
},
776 { "swap", F3(3, 0x0f, 1), F3(~3, ~0x0f, ~1)|RS1_G0
, "[i],d", 0, 0, 0, v7
},
777 { "swap", F3(3, 0x0f, 1), F3(~3, ~0x0f, ~1)|SIMM13(~0), "[1],d", 0, 0, 0, v7
}, /* swap [rs1+0],d */
779 { "swapa", F3(3, 0x1f, 0), F3(~3, ~0x1f, ~0), "[1+2]A,d", 0, 0, 0, v7
},
780 { "swapa", F3(3, 0x1f, 0), F3(~3, ~0x1f, ~0)|RS2(~0), "[1]A,d", 0, 0, 0, v7
}, /* swapa [rs1+%g0],d */
781 { "swapa", F3(3, 0x1f, 1), F3(~3, ~0x1f, ~1), "[1+i]o,d", 0, 0, 0, v9
},
782 { "swapa", F3(3, 0x1f, 1), F3(~3, ~0x1f, ~1), "[i+1]o,d", 0, 0, 0, v9
},
783 { "swapa", F3(3, 0x1f, 1), F3(~3, ~0x1f, ~1)|RS1_G0
, "[i]o,d", 0, 0, 0, v9
},
784 { "swapa", F3(3, 0x1f, 1), F3(~3, ~0x1f, ~1)|SIMM13(~0), "[1]o,d", 0, 0, 0, v9
}, /* swap [rs1+0],d */
786 { "restore", F3(2, 0x3d, 0), F3(~2, ~0x3d, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
787 { "restore", F3(2, 0x3d, 0), F3(~2, ~0x3d, ~0)|RD_G0
|RS1_G0
|ASI_RS2(~0), "", 0, 0, 0, v6
}, /* restore %g0,%g0,%g0 */
788 { "restore", F3(2, 0x3d, 1), F3(~2, ~0x3d, ~1), "1,i,d", 0, 0, 0, v6
},
789 { "restore", F3(2, 0x3d, 1), F3(~2, ~0x3d, ~1)|RD_G0
|RS1_G0
|SIMM13(~0), "", 0, 0, 0, v6
}, /* restore %g0,0,%g0 */
791 { "rett", F3(2, 0x39, 0), F3(~2, ~0x39, ~0)|RD_G0
|ASI(~0), "1+2", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* rett rs1+rs2 */
792 { "rett", F3(2, 0x39, 0), F3(~2, ~0x39, ~0)|RD_G0
|ASI_RS2(~0), "1", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* rett rs1,%g0 */
793 { "rett", F3(2, 0x39, 1), F3(~2, ~0x39, ~1)|RD_G0
, "1+i", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* rett rs1+X */
794 { "rett", F3(2, 0x39, 1), F3(~2, ~0x39, ~1)|RD_G0
, "i+1", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* rett X+rs1 */
795 { "rett", F3(2, 0x39, 1), F3(~2, ~0x39, ~1)|RD_G0
|RS1_G0
, "i", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* rett X+rs1 */
796 { "rett", F3(2, 0x39, 1), F3(~2, ~0x39, ~1)|RD_G0
|RS1_G0
, "i", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* rett X */
797 { "rett", F3(2, 0x39, 1), F3(~2, ~0x39, ~1)|RD_G0
|SIMM13(~0), "1", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* rett rs1+0 */
799 { "save", F3(2, 0x3c, 0), F3(~2, ~0x3c, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
800 { "save", F3(2, 0x3c, 1), F3(~2, ~0x3c, ~1), "1,i,d", 0, 0, 0, v6
},
801 { "save", F3(2, 0x3c, 1), F3(~2, ~0x3c, ~1), "i,1,d", 0, 0, 0, v6
}, /* Sun assembler compatibility */
802 { "save", 0x81e00000, ~0x81e00000, "", F_ALIAS
, 0, 0, v6
},
804 { "ret", F3(2, 0x38, 1)|RS1(0x1f)|SIMM13(8), F3(~2, ~0x38, ~1)|SIMM13(~8), "", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* jmpl %i7+8,%g0 */
805 { "retl", F3(2, 0x38, 1)|RS1(0x0f)|SIMM13(8), F3(~2, ~0x38, ~1)|RS1(~0x0f)|SIMM13(~8), "", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* jmpl %o7+8,%g0 */
807 { "jmpl", F3(2, 0x38, 0), F3(~2, ~0x38, ~0)|ASI(~0), "1+2,d", F_JSR
|F_DELAYED
, 0, 0, v6
},
808 { "jmpl", F3(2, 0x38, 0), F3(~2, ~0x38, ~0)|ASI_RS2(~0), "1,d", F_JSR
|F_DELAYED
, 0, 0, v6
}, /* jmpl rs1+%g0,d */
809 { "jmpl", F3(2, 0x38, 1), F3(~2, ~0x38, ~1)|SIMM13(~0), "1,d", F_JSR
|F_DELAYED
, 0, 0, v6
}, /* jmpl rs1+0,d */
810 { "jmpl", F3(2, 0x38, 1), F3(~2, ~0x38, ~1)|RS1_G0
, "i,d", F_JSR
|F_DELAYED
, 0, 0, v6
}, /* jmpl %g0+i,d */
811 { "jmpl", F3(2, 0x38, 1), F3(~2, ~0x38, ~1), "1+i,d", F_JSR
|F_DELAYED
, 0, 0, v6
},
812 { "jmpl", F3(2, 0x38, 1), F3(~2, ~0x38, ~1), "i+1,d", F_JSR
|F_DELAYED
, 0, 0, v6
},
814 { "done", F3(2, 0x3e, 0)|RD(0), F3(~2, ~0x3e, ~0)|RD(~0)|RS1_G0
|SIMM13(~0), "", 0, 0, 0, v9
},
815 { "retry", F3(2, 0x3e, 0)|RD(1), F3(~2, ~0x3e, ~0)|RD(~1)|RS1_G0
|SIMM13(~0), "", 0, 0, 0, v9
},
816 { "saved", F3(2, 0x31, 0)|RD(0), F3(~2, ~0x31, ~0)|RD(~0)|RS1_G0
|SIMM13(~0), "", 0, 0, 0, v9
},
817 { "restored", F3(2, 0x31, 0)|RD(1), F3(~2, ~0x31, ~0)|RD(~1)|RS1_G0
|SIMM13(~0), "", 0, 0, 0, v9
},
818 { "allclean", F3(2, 0x31, 0)|RD(2), F3(~2, ~0x31, ~0)|RD(~2)|RS1_G0
|SIMM13(~0), "", 0, 0, 0, v9
},
819 { "otherw", F3(2, 0x31, 0)|RD(3), F3(~2, ~0x31, ~0)|RD(~3)|RS1_G0
|SIMM13(~0), "", 0, 0, 0, v9
},
820 { "normalw", F3(2, 0x31, 0)|RD(4), F3(~2, ~0x31, ~0)|RD(~4)|RS1_G0
|SIMM13(~0), "", 0, 0, 0, v9
},
821 { "invalw", F3(2, 0x31, 0)|RD(5), F3(~2, ~0x31, ~0)|RD(~5)|RS1_G0
|SIMM13(~0), "", 0, 0, 0, v9
},
822 { "sir", F3(2, 0x30, 1)|RD(0xf), F3(~2, ~0x30, ~1)|RD(~0xf)|RS1_G0
, "i", 0, 0, 0, v9
},
824 { "flush", F3(2, 0x3b, 0), F3(~2, ~0x3b, ~0)|ASI(~0), "[1+2]", 0, 0, 0, v9
},
825 { "flush", F3(2, 0x3b, 0), F3(~2, ~0x3b, ~0)|ASI_RS2(~0), "[1]", 0, 0, 0, v9
}, /* flush rs1+%g0 */
826 { "flush", F3(2, 0x3b, 1), F3(~2, ~0x3b, ~1)|SIMM13(~0), "[1]", 0, 0, 0, v9
}, /* flush rs1+0 */
827 { "flush", F3(2, 0x3b, 1), F3(~2, ~0x3b, ~1)|RS1_G0
, "[i]", 0, 0, 0, v9
}, /* flush %g0+i */
828 { "flush", F3(2, 0x3b, 1), F3(~2, ~0x3b, ~1), "[1+i]", 0, 0, 0, v9
},
829 { "flush", F3(2, 0x3b, 1), F3(~2, ~0x3b, ~1), "[i+1]", 0, 0, 0, v9
},
831 { "flush", F3(2, 0x3b, 0), F3(~2, ~0x3b, ~0)|ASI(~0), "1+2", F_ALIAS
, 0, 0, v8
},
832 { "flush", F3(2, 0x3b, 0), F3(~2, ~0x3b, ~0)|ASI_RS2(~0), "1", F_ALIAS
, 0, 0, v8
}, /* flush rs1+%g0 */
833 { "flush", F3(2, 0x3b, 1), F3(~2, ~0x3b, ~1)|SIMM13(~0), "1", F_ALIAS
, 0, 0, v8
}, /* flush rs1+0 */
834 { "flush", F3(2, 0x3b, 1), F3(~2, ~0x3b, ~1)|RS1_G0
, "i", F_ALIAS
, 0, 0, v8
}, /* flush %g0+i */
835 { "flush", F3(2, 0x3b, 1), F3(~2, ~0x3b, ~1), "1+i", F_ALIAS
, 0, 0, v8
},
836 { "flush", F3(2, 0x3b, 1), F3(~2, ~0x3b, ~1), "i+1", F_ALIAS
, 0, 0, v8
},
838 /* IFLUSH was renamed to FLUSH in v8. */
839 { "iflush", F3(2, 0x3b, 0), F3(~2, ~0x3b, ~0)|ASI(~0), "1+2", F_ALIAS
, 0, 0, v6
},
840 { "iflush", F3(2, 0x3b, 0), F3(~2, ~0x3b, ~0)|ASI_RS2(~0), "1", F_ALIAS
, 0, 0, v6
}, /* flush rs1+%g0 */
841 { "iflush", F3(2, 0x3b, 1), F3(~2, ~0x3b, ~1)|SIMM13(~0), "1", F_ALIAS
, 0, 0, v6
}, /* flush rs1+0 */
842 { "iflush", F3(2, 0x3b, 1), F3(~2, ~0x3b, ~1)|RS1_G0
, "i", F_ALIAS
, 0, 0, v6
},
843 { "iflush", F3(2, 0x3b, 1), F3(~2, ~0x3b, ~1), "1+i", F_ALIAS
, 0, 0, v6
},
844 { "iflush", F3(2, 0x3b, 1), F3(~2, ~0x3b, ~1), "i+1", F_ALIAS
, 0, 0, v6
},
846 { "return", F3(2, 0x39, 0), F3(~2, ~0x39, ~0)|ASI(~0), "1+2", 0, 0, 0, v9
},
847 { "return", F3(2, 0x39, 0), F3(~2, ~0x39, ~0)|ASI_RS2(~0), "1", 0, 0, 0, v9
}, /* return rs1+%g0 */
848 { "return", F3(2, 0x39, 1), F3(~2, ~0x39, ~1)|SIMM13(~0), "1", 0, 0, 0, v9
}, /* return rs1+0 */
849 { "return", F3(2, 0x39, 1), F3(~2, ~0x39, ~1)|RS1_G0
, "i", 0, 0, 0, v9
}, /* return %g0+i */
850 { "return", F3(2, 0x39, 1), F3(~2, ~0x39, ~1), "1+i", 0, 0, 0, v9
},
851 { "return", F3(2, 0x39, 1), F3(~2, ~0x39, ~1), "i+1", 0, 0, 0, v9
},
853 { "flushw", F3(2, 0x2b, 0), F3(~2, ~0x2b, ~0)|RD_G0
|RS1_G0
|ASI_RS2(~0), "", 0, 0, 0, v9
},
855 { "membar", F3(2, 0x28, 1)|RS1(0xf), F3(~2, ~0x28, ~1)|RD_G0
|RS1(~0xf)|SIMM13(~127), "K", 0, 0, 0, v9
},
856 { "stbar", F3(2, 0x28, 0)|RS1(0xf), F3(~2, ~0x28, ~0)|RD_G0
|RS1(~0xf)|SIMM13(~0), "", 0, 0, 0, v8
},
858 { "prefetch", F3(3, 0x2d, 0), F3(~3, ~0x2d, ~0), "[1+2],*", 0, 0, 0, v9
},
859 { "prefetch", F3(3, 0x2d, 0), F3(~3, ~0x2d, ~0)|RS2_G0
, "[1],*", 0, 0, 0, v9
}, /* prefetch [rs1+%g0],prefetch_fcn */
860 { "prefetch", F3(3, 0x2d, 1), F3(~3, ~0x2d, ~1), "[1+i],*", 0, 0, 0, v9
},
861 { "prefetch", F3(3, 0x2d, 1), F3(~3, ~0x2d, ~1), "[i+1],*", 0, 0, 0, v9
},
862 { "prefetch", F3(3, 0x2d, 1), F3(~3, ~0x2d, ~1)|RS1_G0
, "[i],*", 0, 0, 0, v9
},
863 { "prefetch", F3(3, 0x2d, 1), F3(~3, ~0x2d, ~1)|SIMM13(~0), "[1],*", 0, 0, 0, v9
}, /* prefetch [rs1+0],prefetch_fcn */
864 { "prefetcha", F3(3, 0x3d, 0), F3(~3, ~0x3d, ~0), "[1+2]A,*", 0, 0, 0, v9
},
865 { "prefetcha", F3(3, 0x3d, 0), F3(~3, ~0x3d, ~0)|RS2_G0
, "[1]A,*", 0, 0, 0, v9
}, /* prefetcha [rs1+%g0],prefetch_fcn */
866 { "prefetcha", F3(3, 0x3d, 1), F3(~3, ~0x3d, ~1), "[1+i]o,*", 0, 0, 0, v9
},
867 { "prefetcha", F3(3, 0x3d, 1), F3(~3, ~0x3d, ~1), "[i+1]o,*", 0, 0, 0, v9
},
868 { "prefetcha", F3(3, 0x3d, 1), F3(~3, ~0x3d, ~1)|RS1_G0
, "[i]o,*", 0, 0, 0, v9
},
869 { "prefetcha", F3(3, 0x3d, 1), F3(~3, ~0x3d, ~1)|SIMM13(~0), "[1]o,*", 0, 0, 0, v9
}, /* prefetcha [rs1+0],d */
871 { "sll", F3(2, 0x25, 0), F3(~2, ~0x25, ~0)|(1<<12)|(0x7f<<5), "1,2,d", 0, 0, 0, v6
},
872 { "sll", F3(2, 0x25, 1), F3(~2, ~0x25, ~1)|(1<<12)|(0x7f<<5), "1,X,d", 0, 0, 0, v6
},
873 { "sra", F3(2, 0x27, 0), F3(~2, ~0x27, ~0)|(1<<12)|(0x7f<<5), "1,2,d", 0, 0, 0, v6
},
874 { "sra", F3(2, 0x27, 1), F3(~2, ~0x27, ~1)|(1<<12)|(0x7f<<5), "1,X,d", 0, 0, 0, v6
},
875 { "srl", F3(2, 0x26, 0), F3(~2, ~0x26, ~0)|(1<<12)|(0x7f<<5), "1,2,d", 0, 0, 0, v6
},
876 { "srl", F3(2, 0x26, 1), F3(~2, ~0x26, ~1)|(1<<12)|(0x7f<<5), "1,X,d", 0, 0, 0, v6
},
878 { "sllx", F3(2, 0x25, 0)|(1<<12), F3(~2, ~0x25, ~0)|(0x7f<<5), "1,2,d", 0, 0, 0, v9
},
879 { "sllx", F3(2, 0x25, 1)|(1<<12), F3(~2, ~0x25, ~1)|(0x3f<<6), "1,Y,d", 0, 0, 0, v9
},
880 { "srax", F3(2, 0x27, 0)|(1<<12), F3(~2, ~0x27, ~0)|(0x7f<<5), "1,2,d", 0, 0, 0, v9
},
881 { "srax", F3(2, 0x27, 1)|(1<<12), F3(~2, ~0x27, ~1)|(0x3f<<6), "1,Y,d", 0, 0, 0, v9
},
882 { "srlx", F3(2, 0x26, 0)|(1<<12), F3(~2, ~0x26, ~0)|(0x7f<<5), "1,2,d", 0, 0, 0, v9
},
883 { "srlx", F3(2, 0x26, 1)|(1<<12), F3(~2, ~0x26, ~1)|(0x3f<<6), "1,Y,d", 0, 0, 0, v9
},
885 { "mulscc", F3(2, 0x24, 0), F3(~2, ~0x24, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
886 { "mulscc", F3(2, 0x24, 1), F3(~2, ~0x24, ~1), "1,i,d", 0, 0, 0, v6
},
888 { "divscc", F3(2, 0x1d, 0), F3(~2, ~0x1d, ~0)|ASI(~0), "1,2,d", 0, 0, 0, sparclite
},
889 { "divscc", F3(2, 0x1d, 1), F3(~2, ~0x1d, ~1), "1,i,d", 0, 0, 0, sparclite
},
891 { "scan", F3(2, 0x2c, 0), F3(~2, ~0x2c, ~0)|ASI(~0), "1,2,d", 0, 0, 0, sparclet
|sparclite
},
892 { "scan", F3(2, 0x2c, 1), F3(~2, ~0x2c, ~1), "1,i,d", 0, 0, 0, sparclet
|sparclite
},
894 { "popc", F3(2, 0x2e, 0), F3(~2, ~0x2e, ~0)|RS1_G0
|ASI(~0),"2,d", 0, HWCAP_POPC
, 0, v9
},
895 { "popc", F3(2, 0x2e, 1), F3(~2, ~0x2e, ~1)|RS1_G0
, "i,d", 0, HWCAP_POPC
, 0, v9
},
897 { "clr", F3(2, 0x02, 0), F3(~2, ~0x02, ~0)|RD_G0
|RS1_G0
|ASI_RS2(~0), "d", F_ALIAS
, 0, 0, v6
}, /* or %g0,%g0,d */
898 { "clr", F3(2, 0x02, 1), F3(~2, ~0x02, ~1)|RS1_G0
|SIMM13(~0), "d", F_ALIAS
, 0, 0, v6
}, /* or %g0,0,d */
899 { "clr", F3(3, 0x04, 0), F3(~3, ~0x04, ~0)|RD_G0
|ASI(~0), "[1+2]", F_ALIAS
, 0, 0, v6
},
900 { "clr", F3(3, 0x04, 0), F3(~3, ~0x04, ~0)|RD_G0
|ASI_RS2(~0), "[1]", F_ALIAS
, 0, 0, v6
}, /* st %g0,[rs1+%g0] */
901 { "clr", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|RD_G0
, "[1+i]", F_ALIAS
, 0, 0, v6
},
902 { "clr", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|RD_G0
, "[i+1]", F_ALIAS
, 0, 0, v6
},
903 { "clr", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|RD_G0
|RS1_G0
, "[i]", F_ALIAS
, 0, 0, v6
},
904 { "clr", F3(3, 0x04, 1), F3(~3, ~0x04, ~1)|RD_G0
|SIMM13(~0), "[1]", F_ALIAS
, 0, 0, v6
}, /* st %g0,[rs1+0] */
906 { "clrb", F3(3, 0x05, 0), F3(~3, ~0x05, ~0)|RD_G0
|ASI(~0), "[1+2]", F_ALIAS
, 0, 0, v6
},
907 { "clrb", F3(3, 0x05, 0), F3(~3, ~0x05, ~0)|RD_G0
|ASI_RS2(~0), "[1]", F_ALIAS
, 0, 0, v6
}, /* stb %g0,[rs1+%g0] */
908 { "clrb", F3(3, 0x05, 1), F3(~3, ~0x05, ~1)|RD_G0
, "[1+i]", F_ALIAS
, 0, 0, v6
},
909 { "clrb", F3(3, 0x05, 1), F3(~3, ~0x05, ~1)|RD_G0
, "[i+1]", F_ALIAS
, 0, 0, v6
},
910 { "clrb", F3(3, 0x05, 1), F3(~3, ~0x05, ~1)|RD_G0
|RS1_G0
, "[i]", F_ALIAS
, 0, 0, v6
},
911 { "clrb", F3(3, 0x05, 1), F3(~3, ~0x05, ~1)|RD_G0
|SIMM13(~0), "[1]", F_ALIAS
, 0, 0, v6
}, /* stb %g0,[rs1+0] */
913 { "clrh", F3(3, 0x06, 0), F3(~3, ~0x06, ~0)|RD_G0
|ASI(~0), "[1+2]", F_ALIAS
, 0, 0, v6
},
914 { "clrh", F3(3, 0x06, 0), F3(~3, ~0x06, ~0)|RD_G0
|ASI_RS2(~0), "[1]", F_ALIAS
, 0, 0, v6
}, /* sth %g0,[rs1+%g0] */
915 { "clrh", F3(3, 0x06, 1), F3(~3, ~0x06, ~1)|RD_G0
, "[1+i]", F_ALIAS
, 0, 0, v6
},
916 { "clrh", F3(3, 0x06, 1), F3(~3, ~0x06, ~1)|RD_G0
, "[i+1]", F_ALIAS
, 0, 0, v6
},
917 { "clrh", F3(3, 0x06, 1), F3(~3, ~0x06, ~1)|RD_G0
|RS1_G0
, "[i]", F_ALIAS
, 0, 0, v6
},
918 { "clrh", F3(3, 0x06, 1), F3(~3, ~0x06, ~1)|RD_G0
|SIMM13(~0), "[1]", F_ALIAS
, 0, 0, v6
}, /* sth %g0,[rs1+0] */
920 { "clrx", F3(3, 0x0e, 0), F3(~3, ~0x0e, ~0)|RD_G0
|ASI(~0), "[1+2]", F_ALIAS
, 0, 0, v9
},
921 { "clrx", F3(3, 0x0e, 0), F3(~3, ~0x0e, ~0)|RD_G0
|ASI_RS2(~0), "[1]", F_ALIAS
, 0, 0, v9
}, /* stx %g0,[rs1+%g0] */
922 { "clrx", F3(3, 0x0e, 1), F3(~3, ~0x0e, ~1)|RD_G0
, "[1+i]", F_ALIAS
, 0, 0, v9
},
923 { "clrx", F3(3, 0x0e, 1), F3(~3, ~0x0e, ~1)|RD_G0
, "[i+1]", F_ALIAS
, 0, 0, v9
},
924 { "clrx", F3(3, 0x0e, 1), F3(~3, ~0x0e, ~1)|RD_G0
|RS1_G0
, "[i]", F_ALIAS
, 0, 0, v9
},
925 { "clrx", F3(3, 0x0e, 1), F3(~3, ~0x0e, ~1)|RD_G0
|SIMM13(~0), "[1]", F_ALIAS
, 0, 0, v9
}, /* stx %g0,[rs1+0] */
927 { "orcc", F3(2, 0x12, 0), F3(~2, ~0x12, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
928 { "orcc", F3(2, 0x12, 1), F3(~2, ~0x12, ~1), "1,i,d", 0, 0, 0, v6
},
929 { "orcc", F3(2, 0x12, 1), F3(~2, ~0x12, ~1), "i,1,d", 0, 0, 0, v6
},
931 /* This is not a commutative instruction. */
932 { "orncc", F3(2, 0x16, 0), F3(~2, ~0x16, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
933 { "orncc", F3(2, 0x16, 1), F3(~2, ~0x16, ~1), "1,i,d", 0, 0, 0, v6
},
935 /* This is not a commutative instruction. */
936 { "orn", F3(2, 0x06, 0), F3(~2, ~0x06, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
937 { "orn", F3(2, 0x06, 1), F3(~2, ~0x06, ~1), "1,i,d", 0, 0, 0, v6
},
939 { "tst", F3(2, 0x12, 0), F3(~2, ~0x12, ~0)|RD_G0
|ASI_RS2(~0), "1", 0, 0, 0, v6
}, /* orcc rs1, %g0, %g0 */
940 { "tst", F3(2, 0x12, 0), F3(~2, ~0x12, ~0)|RD_G0
|RS1_G0
|ASI(~0), "2", 0, 0, 0, v6
}, /* orcc %g0, rs2, %g0 */
941 { "tst", F3(2, 0x12, 1), F3(~2, ~0x12, ~1)|RD_G0
|SIMM13(~0), "1", 0, 0, 0, v6
}, /* orcc rs1, 0, %g0 */
944 { "wr", F3(2, 0x30, 0), F3(~2, ~0x30, ~0)|ASI(~0), "1,2,m", 0, 0, 0, v8
}, /* wr r,r,%asrX */
945 { "wr", F3(2, 0x30, 1), F3(~2, ~0x30, ~1), "1,i,m", 0, 0, 0, v8
}, /* wr r,i,%asrX */
946 { "wr", F3(2, 0x30, 0), F3(~2, ~0x30, ~0)|RS1_G0
|ASI(~0), "2,m", F_PREF_ALIAS
, 0, 0, v8
}, /* wr %g0,rs2,%asrX */
947 { "wr", F3(2, 0x30, 1), F3(~2, ~0x30, ~1)|RS1_G0
, "i,m", F_PREF_ALIAS
, 0, 0, v8
}, /* wr %g0,i,%asrX */
948 { "wr", F3(2, 0x30, 1), F3(~2, ~0x30, ~1)|SIMM13(~0), "1,m", F_PREF_ALIAS
, 0, 0, v8
}, /* wr rs1,%asrX */
949 { "wr", F3(2, 0x30, 0), F3(~2, ~0x30, ~0)|ASI_RS2(~0), "1,m", F_PREF_ALIAS
, 0, 0, v8
}, /* wr rs1,%g0,%asrX */
950 { "wr", F3(2, 0x30, 0), F3(~2, ~0x30, ~0)|RD_G0
|ASI(~0), "1,2,y", 0, 0, 0, v6
}, /* wr r,r,%y */
951 { "wr", F3(2, 0x30, 1), F3(~2, ~0x30, ~1)|RD_G0
, "1,i,y", 0, 0, 0, v6
}, /* wr r,i,%y */
952 { "wr", F3(2, 0x30, 0), F3(~2, ~0x30, ~0)|RD_G0
|RS1_G0
|ASI(~0), "2,y", F_PREF_ALIAS
, 0, 0, v6
}, /* wr %g0,rs2,%y */
953 { "wr", F3(2, 0x30, 1), F3(~2, ~0x30, ~1)|RD_G0
|RS1_G0
, "i,y", F_PREF_ALIAS
, 0, 0, v6
}, /* wr %g0,i,%y */
954 { "wr", F3(2, 0x30, 1), F3(~2, ~0x30, ~1)|RD_G0
|SIMM13(~0), "1,y", F_PREF_ALIAS
, 0, 0, v6
}, /* wr rs1,0,%y */
955 { "wr", F3(2, 0x30, 0), F3(~2, ~0x30, ~0)|RD_G0
|ASI_RS2(~0), "1,y", F_PREF_ALIAS
, 0, 0, v6
}, /* wr rs1,%g0,%y */
956 { "wr", F3(2, 0x31, 0), F3(~2, ~0x31, ~0)|RD_G0
|ASI(~0), "1,2,p", 0, 0, 0, v6notv9
}, /* wr r,r,%psr */
957 { "wr", F3(2, 0x31, 1), F3(~2, ~0x31, ~1)|RD_G0
, "1,i,p", 0, 0, 0, v6notv9
}, /* wr r,i,%psr */
958 { "wr", F3(2, 0x31, 0), F3(~2, ~0x31, ~0)|RD_G0
|RS1_G0
|ASI(~0), "2,p", F_PREF_ALIAS
, 0, 0, v6notv9
}, /* wr %g0,rs2,%psr */
959 { "wr", F3(2, 0x31, 1), F3(~2, ~0x31, ~1)|RD_G0
|RS1_G0
, "i,p", F_PREF_ALIAS
, 0, 0, v6notv9
}, /* wr %g0,i,%psr */
960 { "wr", F3(2, 0x31, 1), F3(~2, ~0x31, ~1)|RD_G0
|SIMM13(~0), "1,p", F_PREF_ALIAS
, 0, 0, v6notv9
}, /* wr rs1,0,%psr */
961 { "wr", F3(2, 0x31, 0), F3(~2, ~0x31, ~0)|RD_G0
|ASI_RS2(~0), "1,p", F_PREF_ALIAS
, 0, 0, v6notv9
}, /* wr rs1,%g0,%psr */
962 { "wr", F3(2, 0x32, 0), F3(~2, ~0x32, ~0)|RD_G0
|ASI(~0), "1,2,w", 0, 0, 0, v6notv9
}, /* wr r,r,%wim */
963 { "wr", F3(2, 0x32, 1), F3(~2, ~0x32, ~1)|RD_G0
, "1,i,w", 0, 0, 0, v6notv9
}, /* wr r,i,%wim */
964 { "wr", F3(2, 0x32, 0), F3(~2, ~0x32, ~0)|RD_G0
|RS1_G0
|ASI(~0), "2,w", F_PREF_ALIAS
, 0, 0, v6notv9
}, /* wr %g0,rs2,%wim */
965 { "wr", F3(2, 0x32, 1), F3(~2, ~0x32, ~1)|RD_G0
|RS1_G0
, "i,w", F_PREF_ALIAS
, 0, 0, v6notv9
}, /* wr %g0,i,%wim */
966 { "wr", F3(2, 0x32, 1), F3(~2, ~0x32, ~1)|RD_G0
|SIMM13(~0), "1,w", F_PREF_ALIAS
, 0, 0, v6notv9
}, /* wr rs1,0,%wim */
967 { "wr", F3(2, 0x32, 0), F3(~2, ~0x32, ~0)|RD_G0
|ASI_RS2(~0), "1,w", F_PREF_ALIAS
, 0, 0, v6notv9
}, /* wr rs1,%g0,%wim */
968 { "wr", F3(2, 0x33, 0), F3(~2, ~0x33, ~0)|RD_G0
|ASI(~0), "1,2,t", 0, 0, 0, v6notv9
}, /* wr r,r,%tbr */
969 { "wr", F3(2, 0x33, 1), F3(~2, ~0x33, ~1)|RD_G0
, "1,i,t", 0, 0, 0, v6notv9
}, /* wr r,i,%tbr */
970 { "wr", F3(2, 0x33, 0), F3(~2, ~0x33, ~0)|RD_G0
|RS1_G0
|ASI(~0), "2,t", F_PREF_ALIAS
, 0, 0, v6notv9
}, /* wr %g0,rs2,%tbr */
971 { "wr", F3(2, 0x33, 1), F3(~2, ~0x33, ~1)|RD_G0
|RS1_G0
, "i,t", F_PREF_ALIAS
, 0, 0, v6notv9
}, /* wr %g0,i,%tbr */
972 { "wr", F3(2, 0x33, 1), F3(~2, ~0x33, ~1)|RD_G0
|SIMM13(~0), "1,t", F_PREF_ALIAS
, 0, 0, v6notv9
}, /* wr rs1,0,%tbr */
973 { "wr", F3(2, 0x33, 0), F3(~2, ~0x33, ~0)|RD_G0
|ASI_RS2(~0), "1,t", F_PREF_ALIAS
, 0, 0, v6notv9
}, /* wr rs1,%g0,%tbr */
975 { "wr", F3(2, 0x30, 0)|RD(2), F3(~2, ~0x30, ~0)|RD(~2)|ASI(~0), "1,2,E", 0, 0, 0, v9
}, /* wr r,r,%ccr */
976 { "wr", F3(2, 0x30, 1)|RD(2), F3(~2, ~0x30, ~1)|RD(~2), "1,i,E", 0, 0, 0, v9
}, /* wr r,i,%ccr */
977 { "wr", F3(2, 0x30, 0)|RD(3), F3(~2, ~0x30, ~0)|RD(~3)|ASI(~0), "1,2,o", 0, 0, 0, v9
}, /* wr r,r,%asi */
978 { "wr", F3(2, 0x30, 1)|RD(3), F3(~2, ~0x30, ~1)|RD(~3), "1,i,o", 0, 0, 0, v9
}, /* wr r,i,%asi */
979 { "wr", F3(2, 0x30, 0)|RD(6), F3(~2, ~0x30, ~0)|RD(~6)|ASI(~0), "1,2,s", 0, 0, 0, v9
}, /* wr r,r,%fprs */
980 { "wr", F3(2, 0x30, 1)|RD(6), F3(~2, ~0x30, ~1)|RD(~6), "1,i,s", 0, 0, 0, v9
}, /* wr r,i,%fprs */
981 { "wr", F3(2, 0x30, 0)|RD(14), F3(~2, ~0x30, ~0)|RD(~14), "1,2,{", 0, 0, HWCAP2_SPARC5
, v9m
}, /* wr r,r,%mcdper */
982 { "wr", F3(2, 0x30, 1)|RD(14), F3(~2, ~0x30, ~1)|RD(~14), "1,i,{", 0, 0, HWCAP2_SPARC5
, v9m
}, /* wr r,i,%mcdper */
984 /* Write to ASR registers 16..31, which is the range defined in SPARC
985 V9 for implementation-dependent uses. Note that the read-only ASR
986 registers can't be used in a `wr' instruction. */
988 #define wrasr(asr,hwcap,hwcap2,arch) \
989 { "wr", F3(2, 0x30, 0)|RD((asr)), F3(~2, ~0x30, ~0)|RD(~(asr))|ASI(~0), "1,2,_", 0, (hwcap), (hwcap2), (arch) }, /* wr r,r,%asr */ \
990 { "wr", F3(2, 0x30, 1)|RD((asr)), F3(~2, ~0x30, ~1)|RD(~(asr)), "1,i,_", 0, (hwcap), (hwcap2), (arch) }, /* wr r,i,%asr */ \
991 { "wr", F3(2, 0x30, 1)|RD((asr)), F3(~2, ~0x30, ~1)|RD(~(asr)), "i,1,_", F_ALIAS, (hwcap), (hwcap2), (arch) } /* wr i,r,%asr */
993 wrasr (16, HWCAP_VIS
, 0, v9a
), /* wr ...,%pcr */
994 wrasr (17, HWCAP_VIS
, 0, v9a
), /* wr ...,%pic */
995 wrasr (18, HWCAP_VIS
, 0, v9a
), /* wr ...,%dcr */
996 wrasr (19, HWCAP_VIS
, 0, v9a
), /* wr ...,%gsr */
997 wrasr (20, HWCAP_VIS
, 0, v9a
), /* wr ...,%softint_set */
998 wrasr (21, HWCAP_VIS
, 0, v9a
), /* wr ...,%softint_clear */
999 wrasr (22, HWCAP_VIS
, 0, v9a
), /* wr ...,%softint */
1000 wrasr (23, HWCAP_VIS
, 0, v9a
), /* wr ...,%tick_cmpr */
1001 wrasr (24, HWCAP_VIS2
, 0, v9b
), /* wr ...,%sys_tick */
1002 wrasr (25, HWCAP_VIS2
, 0, v9b
), /* wr ...,%sys_tick_cmpr */
1003 wrasr (26, HWCAP_CBCOND
, 0, v9e
), /* wr ...,%cfr */
1004 wrasr (27, HWCAP_PAUSE
, 0, v9e
), /* wr ...,%pause */
1005 wrasr (28, 0, HWCAP2_MWAIT
, v9m
), /* wr ...,%mwait */
1007 { "pause", F3(2, 0x30, 1)|RD(27)|RS1(0), F3(~2, ~0x30, ~1)|RD(~27)|RS1(~0), "i", 0, HWCAP_PAUSE
, 0, v9e
}, /* wr %g0,i,%pause */
1009 { "rd", F3(2, 0x28, 0)|RS1(2), F3(~2, ~0x28, ~0)|RS1(~2)|SIMM13(~0), "E,d", 0, 0, 0, v9
}, /* rd %ccr,r */
1010 { "rd", F3(2, 0x28, 0)|RS1(3), F3(~2, ~0x28, ~0)|RS1(~3)|SIMM13(~0), "o,d", 0, 0, 0, v9
}, /* rd %asi,r */
1011 { "rd", F3(2, 0x28, 0)|RS1(4), F3(~2, ~0x28, ~0)|RS1(~4)|SIMM13(~0), "W,d", 0, 0, 0, v9
}, /* rd %tick,r */
1012 { "rd", F3(2, 0x28, 0)|RS1(5), F3(~2, ~0x28, ~0)|RS1(~5)|SIMM13(~0), "P,d", 0, 0, 0, v9
}, /* rd %pc,r */
1013 { "rd", F3(2, 0x28, 0)|RS1(6), F3(~2, ~0x28, ~0)|RS1(~6)|SIMM13(~0), "s,d", 0, 0, 0, v9
}, /* rd %fprs,r */
1014 { "rd", F3(2, 0x28, 0)|RS1(14), F3(~2, ~0x28, ~0)|RS1(~14)|SIMM13(~0), "{,d", 0, 0, HWCAP2_SPARC5
, v9m
}, /* rd %mcdper,r */
1016 /* Read from ASR registers 16..31, which is the range defined in SPARC
1017 V9 for implementation-dependent uses. Note that the write-only ASR
1018 registers can't be used in a `rd' instruction. */
1020 #define rdasr(asr,hwcap,hwcap2,arch) \
1021 { "rd", F3(2, 0x28, 0)|RS1((asr)), F3(~2, ~0x28, ~0)|RS1(~(asr))|SIMM13(~0), "/,d", 0, (hwcap), (hwcap2), (arch) }
1023 rdasr (16, HWCAP_VIS
, 0, v9a
), /* rd %pcr,r */
1024 rdasr (17, HWCAP_VIS
, 0, v9a
), /* rd %pic,r */
1025 rdasr (18, HWCAP_VIS
, 0, v9a
), /* rd %dcr,r */
1026 rdasr (19, HWCAP_VIS
, 0, v9a
), /* rd %gsr,r */
1027 rdasr (22, HWCAP_VIS
, 0, v9a
), /* rd %softint,r */
1028 rdasr (23, HWCAP_VIS
, 0, v9a
), /* rd %tick_cmpr,r */
1029 rdasr (24, HWCAP_VIS2
, 0, v9b
), /* rd %sys_tick,r */
1030 rdasr (25, HWCAP_VIS2
, 0, v9b
), /* rd %sys_tick_cmpr,r */
1031 rdasr (26, HWCAP_CBCOND
, 0, v9e
), /* rd %cfr,r */
1033 { "rd", F3(2, 0x28, 0), F3(~2, ~0x28, ~0)|SIMM13(~0), "M,d", 0, 0, 0, v8
}, /* rd %asrX,r */
1034 { "rd", F3(2, 0x28, 0), F3(~2, ~0x28, ~0)|RS1_G0
|SIMM13(~0), "y,d", 0, 0, 0, v6
}, /* rd %y,r */
1035 { "rd", F3(2, 0x29, 0), F3(~2, ~0x29, ~0)|RS1_G0
|SIMM13(~0), "p,d", 0, 0, 0, v6notv9
}, /* rd %psr,r */
1036 { "rd", F3(2, 0x2a, 0), F3(~2, ~0x2a, ~0)|RS1_G0
|SIMM13(~0), "w,d", 0, 0, 0, v6notv9
}, /* rd %wim,r */
1037 { "rd", F3(2, 0x2b, 0), F3(~2, ~0x2b, ~0)|RS1_G0
|SIMM13(~0), "t,d", 0, 0, 0, v6notv9
}, /* rd %tbr,r */
1039 /* Instructions to read and write from/to privileged registers. */
1041 #define rdpr(reg,hwcap,hwcap2,arch) \
1042 { "rdpr", F3(2, 0x2a, 0)|RS1((reg)), F3(~2, ~0x2a, ~0)|RS1(~(reg))|SIMM13(~0),"?,d", 0, (hwcap), (hwcap2), (arch) } /* rdpr %priv,r */
1044 rdpr (0, 0, 0, v9
), /* rdpr %tpc,r */
1045 rdpr (1, 0, 0, v9
), /* rdpr %tnpc,r */
1046 rdpr (2, 0, 0, v9
), /* rdpr %tstate,r */
1047 rdpr (3, 0, 0, v9
), /* rdpr %tt,r */
1048 rdpr (4, 0, 0, v9
), /* rdpr %tick,r */
1049 rdpr (5, 0, 0, v9
), /* rdpr %tba,r */
1050 rdpr (6, 0, 0, v9
), /* rdpr %pstate,r */
1051 rdpr (7, 0, 0, v9
), /* rdpr %tl,r */
1052 rdpr (8, 0, 0, v9
), /* rdpr %pil,r */
1053 rdpr (9, 0, 0, v9
), /* rdpr %cwp,r */
1054 rdpr (10, 0, 0, v9
), /* rdpr %cansave,r */
1055 rdpr (11, 0, 0, v9
), /* rdpr %canrestore,r */
1056 rdpr (12, 0, 0, v9
), /* rdpr %cleanwin,r */
1057 rdpr (13, 0, 0, v9
), /* rdpr %otherwin,r */
1058 rdpr (14, 0, 0, v9
), /* rdpr %wstate,r */
1059 rdpr (15, 0, 0, v9
), /* rdpr %fq,r */
1060 rdpr (16, 0, 0, v9
), /* rdpr %gl,r */
1061 rdpr (23, 0, HWCAP2_SPARC5
, v9m
), /* rdpr %pmcdper,r */
1062 rdpr (31, 0, 0, v9
), /* rdpr %ver,r */
1064 #define wrpr(reg,hwcap,hwcap2,arch) \
1065 { "wrpr", F3(2, 0x32, 0)|RD((reg)), F3(~2, ~0x32, ~0)|RD(~(reg)), "1,2,!", 0, (hwcap), (hwcap2), (arch) }, /* wrpr r1,r2,%priv */ \
1066 { "wrpr", F3(2, 0x32, 0)|RD((reg)), F3(~2, ~0x32, ~0)|RD(~(reg))|SIMM13(~0), "1,!", 0, (hwcap), (hwcap2), (arch) }, /* wrpr r1,%priv */ \
1067 { "wrpr", F3(2, 0x32, 1)|RD((reg)), F3(~2, ~0x32, ~1)|RD(~(reg)), "1,i,!", 0, (hwcap), (hwcap2), (arch) }, /* wrpr r1,i,%priv */ \
1068 { "wrpr", F3(2, 0x32, 1)|RD((reg)), F3(~2, ~0x32, ~1)|RD(~(reg)), "i,1,!", F_ALIAS, (hwcap), (hwcap2), (arch) }, /* wrpr i,r1,%priv */ \
1069 { "wrpr", F3(2, 0x32, 1)|RD((reg)), F3(~2, ~0x32, ~1)|RD(~(reg))|RS1(~0), "i,!", 0, (hwcap), (hwcap2), (arch) } /* wrpr i,%priv */
1071 wrpr (0, 0, 0, v9
), /* wrpr ...,%tpc */
1072 wrpr (1, 0, 0, v9
), /* wrpr ...,%tnpc */
1073 wrpr (2, 0, 0, v9
), /* wrpr ...,%tstate */
1074 wrpr (3, 0, 0, v9
), /* wrpr ...,%tt */
1075 wrpr (4, 0, 0, v9
), /* wrpr ...,%tick */
1076 wrpr (5, 0, 0, v9
), /* wrpr ...,%tba */
1077 wrpr (6, 0, 0, v9
), /* wrpr ...,%pstate */
1078 wrpr (7, 0, 0, v9
), /* wrpr ...,%tl */
1079 wrpr (8, 0, 0, v9
), /* wrpr ...,%pil */
1080 wrpr (9, 0, 0, v9
), /* wrpr ...,%cwp */
1081 wrpr (10, 0, 0, v9
), /* wrpr ...,%cansave */
1082 wrpr (11, 0, 0, v9
), /* wrpr ...,%canrestore */
1083 wrpr (12, 0, 0, v9
), /* wrpr ...,%cleanwin */
1084 wrpr (13, 0, 0, v9
), /* wrpr ...,%otherwin */
1085 wrpr (14, 0, 0, v9
), /* wrpr ...,%wstate */
1086 wrpr (15, 0, 0, v9
), /* wrpr ...,%fq */
1087 wrpr (16, 0, 0, v9
), /* wrpr ...,%gl */
1088 wrpr (23, 0, HWCAP2_SPARC5
, v9m
), /* wdpr ...,%pmcdper */
1089 wrpr (31, 0, 0, v9
), /* wrpr ...,%ver */
1091 /* Instructions to read and write from/to hyperprivileged
1094 #define rdhpr(reg,hwcap,hwcap2,arch) \
1095 { "rdhpr", F3(2, 0x29, 0)|RS1((reg)), F3(~2, ~0x29, ~0)|RS1(~(reg))|SIMM13(~0), "$,d", 0, (hwcap), (hwcap2), (arch) }
1097 rdhpr (0, HWCAP_VIS
, 0, v9a
), /* rdhpr %hpstate,r */
1098 rdhpr (1, HWCAP_VIS
, 0, v9a
), /* rdhpr %htstate,r */
1099 rdhpr (3, HWCAP_VIS
, 0, v9a
), /* rdhpr %hintp,r */
1100 rdhpr (5, HWCAP_VIS
, 0, v9a
), /* rdhpr %htba,r */
1101 rdhpr (6, HWCAP_VIS
, 0, v9a
), /* rdhpr %hver,r */
1102 rdhpr (23, 0, HWCAP2_SPARC5
, v9m
), /* rdhpr %hmcdper,r */
1103 rdhpr (24, 0, HWCAP2_SPARC5
, v9m
), /* rdhpr %hmcddfr,r */
1104 rdhpr (27, 0, HWCAP2_SPARC5
, v9m
), /* rdhpr %hva_mask_nz,r */
1105 rdhpr (28, HWCAP_VIS
, 0, v9a
), /* rdhpr %hstick_offset,r */
1106 rdhpr (29, HWCAP_VIS
, 0, v9a
), /* rdhpar %hstick_enable,r */
1107 rdhpr (31, HWCAP_VIS
, 0, v9a
), /* rdhpr %hstick_cmpr,r */
1109 #define wrhpr(reg,hwcap,hwcap2,arch) \
1110 { "wrhpr", F3(2, 0x33, 0)|RD((reg)), F3(~2, ~0x33, ~0)|RD(~(reg)),"1,2,%", 0, (hwcap), (hwcap2), (arch) }, /* wrhpr r1,r2,%hpriv */ \
1111 { "wrhpr", F3(2, 0x33, 0)|RD((reg)), F3(~2, ~0x33, ~0)|RD(~(reg))|SIMM13(~0), "1,%", 0, (hwcap), (hwcap2), (arch) }, /* wrhpr r1,%hpriv */ \
1112 { "wrhpr", F3(2, 0x33, 1)|RD((reg)), F3(~2, ~0x33, ~1)|RD(~(reg)), "1,i,%", 0, (hwcap), (hwcap2), (arch) }, /* wrhpr r1,i,%hpriv */ \
1113 { "wrhpr", F3(2, 0x33, 1)|RD((reg)), F3(~2, ~0x33, ~1)|RD(~(reg)), "i,1,%", F_ALIAS, (hwcap), (hwcap2), (arch) }, /* wrhpr i,r1,%hpriv */ \
1114 { "wrhpr", F3(2, 0x33, 1)|RD((reg)), F3(~2, ~0x33, ~1)|RD(~(reg))|RS1(~0), "i,%", 0, (hwcap), (hwcap2), (arch) } /* wrhpr i,%hpriv */
1116 wrhpr (0, HWCAP_VIS
, 0, v9a
), /* wrhpr ...,%hpstate */
1117 wrhpr (1, HWCAP_VIS
, 0, v9a
), /* wrhpr ...,%htstate */
1118 wrhpr (3, HWCAP_VIS
, 0, v9a
), /* wrhpr ...,%hintp */
1119 wrhpr (5, HWCAP_VIS
, 0, v9a
), /* wrhpr ...,%htba */
1120 wrhpr (23, 0, HWCAP2_SPARC5
, v9m
), /* wrhpr ...,%hmcdper */
1121 wrhpr (24, 0, HWCAP2_SPARC5
, v9m
), /* wrhpr ...,%hmcddfr */
1122 wrhpr (27, 0, HWCAP2_SPARC5
, v9m
), /* wrhpr ...,%hva_mask_nz */
1123 wrhpr (28, HWCAP_VIS
, 0, v9a
), /* wrhpr ...,%hstick_offset */
1124 wrhpr (29, HWCAP_VIS
, 0, v9a
), /* wrhpr ...,%hstick_enable */
1125 wrhpr (31, HWCAP_VIS
, 0, v9a
), /* wrhpr ...,%hstick_cmpr */
1127 { "mov", F3(2, 0x28, 0), F3(~2, ~0x28, ~0)|SIMM13(~0), "M,d", F_ALIAS
, 0, 0, v8
}, /* rd %asr1,r */
1128 { "mov", F3(2, 0x28, 0), F3(~2, ~0x28, ~0)|RS1_G0
|SIMM13(~0), "y,d", F_ALIAS
, 0, 0, v6
}, /* rd %y,r */
1129 { "mov", F3(2, 0x29, 0), F3(~2, ~0x29, ~0)|RS1_G0
|SIMM13(~0), "p,d", F_ALIAS
, 0, 0, v6notv9
}, /* rd %psr,r */
1130 { "mov", F3(2, 0x2a, 0), F3(~2, ~0x2a, ~0)|RS1_G0
|SIMM13(~0), "w,d", F_ALIAS
, 0, 0, v6notv9
}, /* rd %wim,r */
1131 { "mov", F3(2, 0x2b, 0), F3(~2, ~0x2b, ~0)|RS1_G0
|SIMM13(~0), "t,d", F_ALIAS
, 0, 0, v6notv9
}, /* rd %tbr,r */
1133 { "mov", F3(2, 0x30, 0), F3(~2, ~0x30, ~0)|RS1_G0
|ASI(~0), "2,m", F_ALIAS
, 0, 0, v8
}, /* wr %g0,rs2,%asrX */
1134 { "mov", F3(2, 0x30, 1), F3(~2, ~0x30, ~1)|RS1_G0
, "i,m", F_ALIAS
, 0, 0, v8
}, /* wr %g0,i,%asrX */
1135 { "mov", F3(2, 0x30, 0), F3(~2, ~0x30, ~0)|RD_G0
|RS1_G0
|ASI(~0), "2,y", F_ALIAS
, 0, 0, v6
}, /* wr %g0,rs2,%y */
1136 { "mov", F3(2, 0x30, 1), F3(~2, ~0x30, ~1)|RD_G0
|RS1_G0
, "i,y", F_ALIAS
, 0, 0, v6
}, /* wr %g0,i,%y */
1137 { "mov", F3(2, 0x31, 0), F3(~2, ~0x31, ~0)|RD_G0
|RS1_G0
|ASI(~0), "2,p", F_ALIAS
, 0, 0, v6notv9
}, /* wr %g0,rs2,%psr */
1138 { "mov", F3(2, 0x31, 1), F3(~2, ~0x31, ~1)|RD_G0
|RS1_G0
, "i,p", F_ALIAS
, 0, 0, v6notv9
}, /* wr %g0,i,%psr */
1139 { "mov", F3(2, 0x32, 0), F3(~2, ~0x32, ~0)|RD_G0
|RS1_G0
|ASI(~0), "2,w", F_ALIAS
, 0, 0, v6notv9
}, /* wr %g0,rs2,%wim */
1140 { "mov", F3(2, 0x32, 1), F3(~2, ~0x32, ~1)|RD_G0
|RS1_G0
, "i,w", F_ALIAS
, 0, 0, v6notv9
}, /* wr %g0,i,%wim */
1141 { "mov", F3(2, 0x33, 0), F3(~2, ~0x33, ~0)|RD_G0
|RS1_G0
|ASI(~0), "2,t", F_ALIAS
, 0, 0, v6notv9
}, /* wr %g0,rs2,%tbr */
1142 { "mov", F3(2, 0x33, 1), F3(~2, ~0x33, ~1)|RD_G0
|RS1_G0
, "i,t", F_ALIAS
, 0, 0, v6notv9
}, /* wr %g0,i,%tbr */
1144 { "mov", F3(2, 0x02, 0), F3(~2, ~0x02, ~0)|RS1_G0
|ASI(~0), "2,d", 0, 0, 0, v6
}, /* or %g0,rs2,d */
1145 { "mov", F3(2, 0x02, 1), F3(~2, ~0x02, ~1)|RS1_G0
, "i,d", 0, 0, 0, v6
}, /* or %g0,i,d */
1146 { "mov", F3(2, 0x02, 0), F3(~2, ~0x02, ~0)|ASI_RS2(~0), "1,d", 0, 0, 0, v6
}, /* or rs1,%g0,d */
1147 { "mov", F3(2, 0x02, 1), F3(~2, ~0x02, ~1)|SIMM13(~0), "1,d", 0, 0, 0, v6
}, /* or rs1,0,d */
1149 { "or", F3(2, 0x02, 0), F3(~2, ~0x02, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1150 { "or", F3(2, 0x02, 1), F3(~2, ~0x02, ~1), "1,i,d", 0, 0, 0, v6
},
1151 { "or", F3(2, 0x02, 1), F3(~2, ~0x02, ~1), "i,1,d", 0, 0, 0, v6
},
1153 { "bset", F3(2, 0x02, 0), F3(~2, ~0x02, ~0)|ASI(~0), "2,r", F_ALIAS
, 0, 0, v6
}, /* or rd,rs2,rd */
1154 { "bset", F3(2, 0x02, 1), F3(~2, ~0x02, ~1), "i,r", F_ALIAS
, 0, 0, v6
}, /* or rd,i,rd */
1156 /* This is not a commutative instruction. */
1157 { "andn", F3(2, 0x05, 0), F3(~2, ~0x05, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1158 { "andn", F3(2, 0x05, 1), F3(~2, ~0x05, ~1), "1,i,d", 0, 0, 0, v6
},
1160 /* This is not a commutative instruction. */
1161 { "andncc", F3(2, 0x15, 0), F3(~2, ~0x15, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1162 { "andncc", F3(2, 0x15, 1), F3(~2, ~0x15, ~1), "1,i,d", 0, 0, 0, v6
},
1164 { "bclr", F3(2, 0x05, 0), F3(~2, ~0x05, ~0)|ASI(~0), "2,r", F_ALIAS
, 0, 0, v6
}, /* andn rd,rs2,rd */
1165 { "bclr", F3(2, 0x05, 1), F3(~2, ~0x05, ~1), "i,r", F_ALIAS
, 0, 0, v6
}, /* andn rd,i,rd */
1167 { "cmp", F3(2, 0x14, 0), F3(~2, ~0x14, ~0)|RD_G0
|ASI(~0), "1,2", 0, 0, 0, v6
}, /* subcc rs1,rs2,%g0 */
1168 { "cmp", F3(2, 0x14, 1), F3(~2, ~0x14, ~1)|RD_G0
, "1,i", 0, 0, 0, v6
}, /* subcc rs1,i,%g0 */
1170 { "sub", F3(2, 0x04, 0), F3(~2, ~0x04, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1171 { "sub", F3(2, 0x04, 1), F3(~2, ~0x04, ~1), "1,i,d", 0, 0, 0, v6
},
1173 { "subcc", F3(2, 0x14, 0), F3(~2, ~0x14, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1174 { "subcc", F3(2, 0x14, 1), F3(~2, ~0x14, ~1), "1,i,d", 0, 0, 0, v6
},
1176 { "subx", F3(2, 0x0c, 0), F3(~2, ~0x0c, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6notv9
},
1177 { "subx", F3(2, 0x0c, 1), F3(~2, ~0x0c, ~1), "1,i,d", 0, 0, 0, v6notv9
},
1178 { "subc", F3(2, 0x0c, 0), F3(~2, ~0x0c, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v9
},
1179 { "subc", F3(2, 0x0c, 1), F3(~2, ~0x0c, ~1), "1,i,d", 0, 0, 0, v9
},
1181 { "subxcc", F3(2, 0x1c, 0), F3(~2, ~0x1c, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6notv9
},
1182 { "subxcc", F3(2, 0x1c, 1), F3(~2, ~0x1c, ~1), "1,i,d", 0, 0, 0, v6notv9
},
1183 { "subccc", F3(2, 0x1c, 0), F3(~2, ~0x1c, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v9
},
1184 { "subccc", F3(2, 0x1c, 1), F3(~2, ~0x1c, ~1), "1,i,d", 0, 0, 0, v9
},
1186 { "and", F3(2, 0x01, 0), F3(~2, ~0x01, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1187 { "and", F3(2, 0x01, 1), F3(~2, ~0x01, ~1), "1,i,d", 0, 0, 0, v6
},
1188 { "and", F3(2, 0x01, 1), F3(~2, ~0x01, ~1), "i,1,d", 0, 0, 0, v6
},
1190 { "andcc", F3(2, 0x11, 0), F3(~2, ~0x11, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1191 { "andcc", F3(2, 0x11, 1), F3(~2, ~0x11, ~1), "1,i,d", 0, 0, 0, v6
},
1192 { "andcc", F3(2, 0x11, 1), F3(~2, ~0x11, ~1), "i,1,d", 0, 0, 0, v6
},
1194 { "dec", F3(2, 0x04, 1)|SIMM13(0x1), F3(~2, ~0x04, ~1)|SIMM13(~0x0001), "r", F_ALIAS
, 0, 0, v6
}, /* sub rd,1,rd */
1195 { "dec", F3(2, 0x04, 1), F3(~2, ~0x04, ~1), "i,r", F_ALIAS
, 0, 0, v8
}, /* sub rd,imm,rd */
1196 { "deccc", F3(2, 0x14, 1)|SIMM13(0x1), F3(~2, ~0x14, ~1)|SIMM13(~0x0001), "r", F_ALIAS
, 0, 0, v6
}, /* subcc rd,1,rd */
1197 { "deccc", F3(2, 0x14, 1), F3(~2, ~0x14, ~1), "i,r", F_ALIAS
, 0, 0, v8
}, /* subcc rd,imm,rd */
1198 { "inc", F3(2, 0x00, 1)|SIMM13(0x1), F3(~2, ~0x00, ~1)|SIMM13(~0x0001), "r", F_ALIAS
, 0, 0, v6
}, /* add rd,1,rd */
1199 { "inc", F3(2, 0x00, 1), F3(~2, ~0x00, ~1), "i,r", F_ALIAS
, 0, 0, v8
}, /* add rd,imm,rd */
1200 { "inccc", F3(2, 0x10, 1)|SIMM13(0x1), F3(~2, ~0x10, ~1)|SIMM13(~0x0001), "r", F_ALIAS
, 0, 0, v6
}, /* addcc rd,1,rd */
1201 { "inccc", F3(2, 0x10, 1), F3(~2, ~0x10, ~1), "i,r", F_ALIAS
, 0, 0, v8
}, /* addcc rd,imm,rd */
1203 { "btst", F3(2, 0x11, 0), F3(~2, ~0x11, ~0)|RD_G0
|ASI(~0), "1,2", F_ALIAS
, 0, 0, v6
}, /* andcc rs1,rs2,%g0 */
1204 { "btst", F3(2, 0x11, 1), F3(~2, ~0x11, ~1)|RD_G0
, "i,1", F_ALIAS
, 0, 0, v6
}, /* andcc rs1,i,%g0 */
1206 { "neg", F3(2, 0x04, 0), F3(~2, ~0x04, ~0)|RS1_G0
|ASI(~0), "2,d", F_ALIAS
, 0, 0, v6
}, /* sub %g0,rs2,rd */
1207 { "neg", F3(2, 0x04, 0), F3(~2, ~0x04, ~0)|RS1_G0
|ASI(~0), "O", F_ALIAS
, 0, 0, v6
}, /* sub %g0,rd,rd */
1209 { "add", F3(2, 0x00, 0), F3(~2, ~0x00, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1210 { "add", F3(2, 0x00, 1), F3(~2, ~0x00, ~1), "1,i,d", 0, 0, 0, v6
},
1211 { "add", F3(2, 0x00, 1), F3(~2, ~0x00, ~1), "i,1,d", 0, 0, 0, v6
},
1212 { "addcc", F3(2, 0x10, 0), F3(~2, ~0x10, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1213 { "addcc", F3(2, 0x10, 1), F3(~2, ~0x10, ~1), "1,i,d", 0, 0, 0, v6
},
1214 { "addcc", F3(2, 0x10, 1), F3(~2, ~0x10, ~1), "i,1,d", 0, 0, 0, v6
},
1216 { "addx", F3(2, 0x08, 0), F3(~2, ~0x08, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6notv9
},
1217 { "addx", F3(2, 0x08, 1), F3(~2, ~0x08, ~1), "1,i,d", 0, 0, 0, v6notv9
},
1218 { "addx", F3(2, 0x08, 1), F3(~2, ~0x08, ~1), "i,1,d", 0, 0, 0, v6notv9
},
1219 { "addc", F3(2, 0x08, 0), F3(~2, ~0x08, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v9
},
1220 { "addc", F3(2, 0x08, 1), F3(~2, ~0x08, ~1), "1,i,d", 0, 0, 0, v9
},
1221 { "addc", F3(2, 0x08, 1), F3(~2, ~0x08, ~1), "i,1,d", 0, 0, 0, v9
},
1223 { "addxcc", F3(2, 0x18, 0), F3(~2, ~0x18, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6notv9
},
1224 { "addxcc", F3(2, 0x18, 1), F3(~2, ~0x18, ~1), "1,i,d", 0, 0, 0, v6notv9
},
1225 { "addxcc", F3(2, 0x18, 1), F3(~2, ~0x18, ~1), "i,1,d", 0, 0, 0, v6notv9
},
1226 { "addccc", F3(2, 0x18, 0), F3(~2, ~0x18, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v9
},
1227 { "addccc", F3(2, 0x18, 1), F3(~2, ~0x18, ~1), "1,i,d", 0, 0, 0, v9
},
1228 { "addccc", F3(2, 0x18, 1), F3(~2, ~0x18, ~1), "i,1,d", 0, 0, 0, v9
},
1230 { "smul", F3(2, 0x0b, 0), F3(~2, ~0x0b, ~0)|ASI(~0), "1,2,d", 0, HWCAP_MUL32
, 0, v8
},
1231 { "smul", F3(2, 0x0b, 1), F3(~2, ~0x0b, ~1), "1,i,d", 0, HWCAP_MUL32
, 0, v8
},
1232 { "smul", F3(2, 0x0b, 1), F3(~2, ~0x0b, ~1), "i,1,d", 0, HWCAP_MUL32
, 0, v8
},
1233 { "smulcc", F3(2, 0x1b, 0), F3(~2, ~0x1b, ~0)|ASI(~0), "1,2,d", 0, HWCAP_MUL32
, 0, v8
},
1234 { "smulcc", F3(2, 0x1b, 1), F3(~2, ~0x1b, ~1), "1,i,d", 0, HWCAP_MUL32
, 0, v8
},
1235 { "smulcc", F3(2, 0x1b, 1), F3(~2, ~0x1b, ~1), "i,1,d", 0, HWCAP_MUL32
, 0, v8
},
1236 { "umul", F3(2, 0x0a, 0), F3(~2, ~0x0a, ~0)|ASI(~0), "1,2,d", 0, HWCAP_MUL32
, 0, v8
},
1237 { "umul", F3(2, 0x0a, 1), F3(~2, ~0x0a, ~1), "1,i,d", 0, HWCAP_MUL32
, 0, v8
},
1238 { "umul", F3(2, 0x0a, 1), F3(~2, ~0x0a, ~1), "i,1,d", 0, HWCAP_MUL32
, 0, v8
},
1239 { "umulcc", F3(2, 0x1a, 0), F3(~2, ~0x1a, ~0)|ASI(~0), "1,2,d", 0, HWCAP_MUL32
, 0, v8
},
1240 { "umulcc", F3(2, 0x1a, 1), F3(~2, ~0x1a, ~1), "1,i,d", 0, HWCAP_MUL32
, 0, v8
},
1241 { "umulcc", F3(2, 0x1a, 1), F3(~2, ~0x1a, ~1), "i,1,d", 0, HWCAP_MUL32
, 0, v8
},
1242 { "sdiv", F3(2, 0x0f, 0), F3(~2, ~0x0f, ~0)|ASI(~0), "1,2,d", 0, HWCAP_DIV32
, 0, v8
},
1243 { "sdiv", F3(2, 0x0f, 1), F3(~2, ~0x0f, ~1), "1,i,d", 0, HWCAP_DIV32
, 0, v8
},
1244 { "sdiv", F3(2, 0x0f, 1), F3(~2, ~0x0f, ~1), "i,1,d", 0, HWCAP_DIV32
, 0, v8
},
1245 { "sdivcc", F3(2, 0x1f, 0), F3(~2, ~0x1f, ~0)|ASI(~0), "1,2,d", 0, HWCAP_DIV32
, 0, v8
},
1246 { "sdivcc", F3(2, 0x1f, 1), F3(~2, ~0x1f, ~1), "1,i,d", 0, HWCAP_DIV32
, 0, v8
},
1247 { "sdivcc", F3(2, 0x1f, 1), F3(~2, ~0x1f, ~1), "i,1,d", 0, HWCAP_DIV32
, 0, v8
},
1248 { "udiv", F3(2, 0x0e, 0), F3(~2, ~0x0e, ~0)|ASI(~0), "1,2,d", 0, HWCAP_DIV32
, 0, v8
},
1249 { "udiv", F3(2, 0x0e, 1), F3(~2, ~0x0e, ~1), "1,i,d", 0, HWCAP_DIV32
, 0, v8
},
1250 { "udiv", F3(2, 0x0e, 1), F3(~2, ~0x0e, ~1), "i,1,d", 0, HWCAP_DIV32
, 0, v8
},
1251 { "udivcc", F3(2, 0x1e, 0), F3(~2, ~0x1e, ~0)|ASI(~0), "1,2,d", 0, HWCAP_DIV32
, 0, v8
},
1252 { "udivcc", F3(2, 0x1e, 1), F3(~2, ~0x1e, ~1), "1,i,d", 0, HWCAP_DIV32
, 0, v8
},
1253 { "udivcc", F3(2, 0x1e, 1), F3(~2, ~0x1e, ~1), "i,1,d", 0, HWCAP_DIV32
, 0, v8
},
1255 { "mulx", F3(2, 0x09, 0), F3(~2, ~0x09, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v9
},
1256 { "mulx", F3(2, 0x09, 1), F3(~2, ~0x09, ~1), "1,i,d", 0, 0, 0, v9
},
1257 { "sdivx", F3(2, 0x2d, 0), F3(~2, ~0x2d, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v9
},
1258 { "sdivx", F3(2, 0x2d, 1), F3(~2, ~0x2d, ~1), "1,i,d", 0, 0, 0, v9
},
1259 { "udivx", F3(2, 0x0d, 0), F3(~2, ~0x0d, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v9
},
1260 { "udivx", F3(2, 0x0d, 1), F3(~2, ~0x0d, ~1), "1,i,d", 0, 0, 0, v9
},
1262 { "call", F1(0x1), F1(~0x1), "L", F_JSR
|F_DELAYED
, 0, 0, v6
},
1263 { "call", F1(0x1), F1(~0x1), "L,#", F_JSR
|F_DELAYED
, 0, 0, v6
},
1265 { "call", F3(2, 0x38, 0)|RD(0xf), F3(~2, ~0x38, ~0)|RD(~0xf)|ASI(~0), "1+2", F_JSR
|F_DELAYED
, 0, 0, v6
}, /* jmpl rs1+rs2,%o7 */
1266 { "call", F3(2, 0x38, 0)|RD(0xf), F3(~2, ~0x38, ~0)|RD(~0xf)|ASI(~0), "1+2,#", F_JSR
|F_DELAYED
, 0, 0, v6
},
1267 { "call", F3(2, 0x38, 0)|RD(0xf), F3(~2, ~0x38, ~0)|RD(~0xf)|ASI_RS2(~0), "1", F_JSR
|F_DELAYED
, 0, 0, v6
}, /* jmpl rs1+%g0,%o7 */
1268 { "call", F3(2, 0x38, 0)|RD(0xf), F3(~2, ~0x38, ~0)|RD(~0xf)|ASI_RS2(~0), "1,#", F_JSR
|F_DELAYED
, 0, 0, v6
},
1269 { "call", F3(2, 0x38, 1)|RD(0xf), F3(~2, ~0x38, ~1)|RD(~0xf), "1+i", F_JSR
|F_DELAYED
, 0, 0, v6
}, /* jmpl rs1+i,%o7 */
1270 { "call", F3(2, 0x38, 1)|RD(0xf), F3(~2, ~0x38, ~1)|RD(~0xf), "1+i,#", F_JSR
|F_DELAYED
, 0, 0, v6
},
1271 { "call", F3(2, 0x38, 1)|RD(0xf), F3(~2, ~0x38, ~1)|RD(~0xf), "i+1", F_JSR
|F_DELAYED
, 0, 0, v6
}, /* jmpl i+rs1,%o7 */
1272 { "call", F3(2, 0x38, 1)|RD(0xf), F3(~2, ~0x38, ~1)|RD(~0xf), "i+1,#", F_JSR
|F_DELAYED
, 0, 0, v6
},
1273 { "call", F3(2, 0x38, 1)|RD(0xf), F3(~2, ~0x38, ~1)|RD(~0xf)|RS1_G0
, "i", F_JSR
|F_DELAYED
, 0, 0, v6
}, /* jmpl %g0+i,%o7 */
1274 { "call", F3(2, 0x38, 1)|RD(0xf), F3(~2, ~0x38, ~1)|RD(~0xf)|RS1_G0
, "i,#", F_JSR
|F_DELAYED
, 0, 0, v6
},
1275 { "call", F3(2, 0x38, 1)|RD(0xf), F3(~2, ~0x38, ~1)|RD(~0xf)|SIMM13(~0), "1", F_JSR
|F_DELAYED
, 0, 0, v6
}, /* jmpl rs1+0,%o7 */
1276 { "call", F3(2, 0x38, 1)|RD(0xf), F3(~2, ~0x38, ~1)|RD(~0xf)|SIMM13(~0), "1,#", F_JSR
|F_DELAYED
, 0, 0, v6
},
1278 /* Conditional instructions.
1280 Because this part of the table was such a mess earlier, I have
1281 macrofied it so that all the branches and traps are generated from
1282 a single-line description of each condition value. John Gilmore. */
1284 /* Define branches -- one annulled, one without, etc. */
1285 #define br(opcode, mask, lose, flags) \
1286 { opcode, (mask)|ANNUL, (lose), ",a l", (flags), 0, 0, v6 }, \
1287 { opcode, (mask) , (lose)|ANNUL, "l", (flags), 0, 0, v6 }
1289 #define brx(opcode, mask, lose, flags) /* v9 */ \
1290 { opcode, (mask)|(2<<20)|BPRED, ANNUL|(lose), "Z,G", (flags), 0, 0, v9 }, \
1291 { opcode, (mask)|(2<<20)|BPRED, ANNUL|(lose), ",T Z,G", (flags), 0, 0, v9 }, \
1292 { opcode, (mask)|(2<<20)|BPRED|ANNUL, (lose), ",a Z,G", (flags), 0, 0, v9 }, \
1293 { opcode, (mask)|(2<<20)|BPRED|ANNUL, (lose), ",a,T Z,G", (flags), 0, 0, v9 }, \
1294 { opcode, (mask)|(2<<20), ANNUL|BPRED|(lose), ",N Z,G", (flags), 0, 0, v9 }, \
1295 { opcode, (mask)|(2<<20)|ANNUL, BPRED|(lose), ",a,N Z,G", (flags), 0, 0, v9 }, \
1296 { opcode, (mask)|BPRED, ANNUL|(lose)|(2<<20), "z,G", (flags), 0, 0, v9 }, \
1297 { opcode, (mask)|BPRED, ANNUL|(lose)|(2<<20), ",T z,G", (flags), 0, 0, v9 }, \
1298 { opcode, (mask)|BPRED|ANNUL, (lose)|(2<<20), ",a z,G", (flags), 0, 0, v9 }, \
1299 { opcode, (mask)|BPRED|ANNUL, (lose)|(2<<20), ",a,T z,G", (flags), 0, 0, v9 }, \
1300 { opcode, (mask), ANNUL|BPRED|(lose)|(2<<20), ",N z,G", (flags), 0, 0, v9 }, \
1301 { opcode, (mask)|ANNUL, BPRED|(lose)|(2<<20), ",a,N z,G", (flags), 0, 0, v9 }
1303 /* Define four traps: reg+reg, reg + immediate, immediate alone, reg alone. */
1304 #define tr(opcode, mask, lose, flags) \
1305 { opcode, (mask)|(2<<11)|IMMED, (lose)|RS1_G0, "Z,i", (flags), 0, 0, v9 }, /* %g0 + imm */ \
1306 { opcode, (mask)|(2<<11)|IMMED, (lose), "Z,1+i", (flags), 0, 0, v9 }, /* rs1 + imm */ \
1307 { opcode, (mask)|(2<<11), IMMED|(lose), "Z,1+2", (flags), 0, 0, v9 }, /* rs1 + rs2 */ \
1308 { opcode, (mask)|(2<<11), IMMED|(lose)|RS2_G0, "Z,1", (flags), 0, 0, v9 }, /* rs1 + %g0 */ \
1309 { opcode, (mask)|IMMED, (lose)|RS1_G0, "z,i", (flags)|F_ALIAS, 0, 0, v9 }, /* %g0 + imm */ \
1310 { opcode, (mask)|IMMED, (lose), "z,1+i", (flags)|F_ALIAS, 0, 0, v9 }, /* rs1 + imm */ \
1311 { opcode, (mask), IMMED|(lose), "z,1+2", (flags)|F_ALIAS, 0, 0, v9 }, /* rs1 + rs2 */ \
1312 { opcode, (mask), IMMED|(lose)|RS2_G0, "z,1", (flags)|F_ALIAS, 0, 0, v9 }, /* rs1 + %g0 */ \
1313 { opcode, (mask)|IMMED, (lose)|RS1_G0, "i", (flags), 0, 0, v6 }, /* %g0 + imm */ \
1314 { opcode, (mask)|IMMED, (lose), "1+i", (flags), 0, 0, v6 }, /* rs1 + imm */ \
1315 { opcode, (mask)|IMMED, (lose), "i+1", (flags), 0, 0, v6 }, /* imm + rs1 */ \
1316 { opcode, (mask), IMMED|(lose), "1+2", (flags), 0, 0, v6 }, /* rs1 + rs2 */ \
1317 { opcode, (mask), IMMED|(lose)|RS2_G0, "1", (flags), 0, 0, v6 } /* rs1 + %g0 */
1319 /* v9: We must put `brx' before `br', to ensure that we never match something
1320 v9: against an expression unless it is an expression. Otherwise, we end
1321 v9: up with undefined symbol tables entries, because they get added, but
1322 v9: are not deleted if the pattern fails to match. */
1324 /* Define both branches and traps based on condition mask */
1325 #define cond(bop, top, mask, flags) \
1326 brx(bop, F2(0, 1)|(mask), F2(~0, ~1)|((~mask)&COND(~0)), F_DELAYED|(flags)), /* v9 */ \
1327 br(bop, F2(0, 2)|(mask), F2(~0, ~2)|((~mask)&COND(~0)), F_DELAYED|(flags)), \
1328 tr(top, F3(2, 0x3a, 0)|(mask), F3(~2, ~0x3a, 0)|((~mask)&COND(~0)), ((flags) & ~(F_UNBR|F_CONDBR)))
1330 /* Define all the conditions, all the branches, all the traps. */
1332 /* Standard branch, trap mnemonics */
1333 cond ("b", "ta", CONDA
, F_UNBR
),
1334 /* Alternative form (just for assembly, not for disassembly) */
1335 cond ("ba", "t", CONDA
, F_UNBR
|F_ALIAS
),
1337 cond ("bcc", "tcc", CONDCC
, F_CONDBR
),
1338 cond ("bcs", "tcs", CONDCS
, F_CONDBR
),
1339 cond ("be", "te", CONDE
, F_CONDBR
),
1340 cond ("beq", "teq", CONDE
, F_CONDBR
|F_ALIAS
),
1341 cond ("bg", "tg", CONDG
, F_CONDBR
),
1342 cond ("bgt", "tgt", CONDG
, F_CONDBR
|F_ALIAS
),
1343 cond ("bge", "tge", CONDGE
, F_CONDBR
),
1344 cond ("bgeu", "tgeu", CONDGEU
, F_CONDBR
|F_ALIAS
), /* for cc */
1345 cond ("bgu", "tgu", CONDGU
, F_CONDBR
),
1346 cond ("bl", "tl", CONDL
, F_CONDBR
),
1347 cond ("blt", "tlt", CONDL
, F_CONDBR
|F_ALIAS
),
1348 cond ("ble", "tle", CONDLE
, F_CONDBR
),
1349 cond ("bleu", "tleu", CONDLEU
, F_CONDBR
),
1350 cond ("blu", "tlu", CONDLU
, F_CONDBR
|F_ALIAS
), /* for cs */
1351 cond ("bn", "tn", CONDN
, F_CONDBR
),
1352 cond ("bne", "tne", CONDNE
, F_CONDBR
),
1353 cond ("bneg", "tneg", CONDNEG
, F_CONDBR
),
1354 cond ("bnz", "tnz", CONDNZ
, F_CONDBR
|F_ALIAS
), /* for ne */
1355 cond ("bpos", "tpos", CONDPOS
, F_CONDBR
),
1356 cond ("bvc", "tvc", CONDVC
, F_CONDBR
),
1357 cond ("bvs", "tvs", CONDVS
, F_CONDBR
),
1358 cond ("bz", "tz", CONDZ
, F_CONDBR
|F_ALIAS
), /* for e */
1365 #define brr(opcode, mask, lose, flags) /* v9 */ \
1366 { opcode, (mask)|BPRED, ANNUL|(lose), "1,k", F_DELAYED|(flags), 0, 0, v9 }, \
1367 { opcode, (mask)|BPRED, ANNUL|(lose), ",T 1,k", F_DELAYED|(flags), 0, 0, v9 }, \
1368 { opcode, (mask)|BPRED|ANNUL, (lose), ",a 1,k", F_DELAYED|(flags), 0, 0, v9 }, \
1369 { opcode, (mask)|BPRED|ANNUL, (lose), ",a,T 1,k", F_DELAYED|(flags), 0, 0, v9 }, \
1370 { opcode, (mask), ANNUL|BPRED|(lose), ",N 1,k", F_DELAYED|(flags), 0, 0, v9 }, \
1371 { opcode, (mask)|ANNUL, BPRED|(lose), ",a,N 1,k", F_DELAYED|(flags), 0, 0, v9 }
1373 #define condr(bop, mask, flags) /* v9 */ \
1374 brr(bop, F2(0, 3)|COND(mask), F2(~0, ~3)|COND(~(mask)), (flags)) /* v9 */
1376 /* v9 */ condr("brnz", 0x5, F_CONDBR
),
1377 /* v9 */ condr("brz", 0x1, F_CONDBR
),
1378 /* v9 */ condr("brgez", 0x7, F_CONDBR
),
1379 /* v9 */ condr("brlz", 0x3, F_CONDBR
),
1380 /* v9 */ condr("brlez", 0x2, F_CONDBR
),
1381 /* v9 */ condr("brgz", 0x6, F_CONDBR
),
1383 #define cbcond(cop, cmask, flgs) \
1384 { "cw" cop, F2(0, 3)|CBCOND(cmask)|F3I(0),F2(~0,~3)|CBCOND(~(cmask))|F3I(~0)|CBCOND_XCC, \
1385 "1,2,=", flgs, HWCAP_CBCOND, 0, v9e}, \
1386 { "cw" cop, F2(0, 3)|CBCOND(cmask)|F3I(1),F2(~0,~3)|CBCOND(~(cmask))|F3I(~1)|CBCOND_XCC, \
1387 "1,X,=", flgs, HWCAP_CBCOND, 0, v9e}, \
1388 { "cx" cop, F2(0, 3)|CBCOND(cmask)|F3I(0)|CBCOND_XCC,F2(~0,~3)|CBCOND(~(cmask))|F3I(~0), \
1389 "1,2,=", flgs, HWCAP_CBCOND, 0, v9e}, \
1390 { "cx" cop, F2(0, 3)|CBCOND(cmask)|F3I(1)|CBCOND_XCC,F2(~0,~3)|CBCOND(~(cmask))|F3I(~1), \
1391 "1,X,=", flgs, HWCAP_CBCOND, 0, v9e},
1393 cbcond("be", 0x09, F_CONDBR
)
1394 cbcond("bz", 0x09, F_CONDBR
|F_ALIAS
)
1395 cbcond("ble", 0x0a, F_CONDBR
)
1396 cbcond("bl", 0x0b, F_CONDBR
)
1397 cbcond("bleu", 0x0c, F_CONDBR
)
1398 cbcond("bcs", 0x0d, F_CONDBR
)
1399 cbcond("blu", 0x0d, F_CONDBR
|F_ALIAS
)
1400 cbcond("bneg", 0x0e, F_CONDBR
)
1401 cbcond("bvs", 0x0f, F_CONDBR
)
1402 cbcond("bne", 0x19, F_CONDBR
)
1403 cbcond("bnz", 0x19, F_CONDBR
|F_ALIAS
)
1404 cbcond("bg", 0x1a, F_CONDBR
)
1405 cbcond("bge", 0x1b, F_CONDBR
)
1406 cbcond("bgu", 0x1c, F_CONDBR
)
1407 cbcond("bcc", 0x1d, F_CONDBR
)
1408 cbcond("bgeu", 0x1d, F_CONDBR
|F_ALIAS
)
1409 cbcond("bpos", 0x1e, F_CONDBR
)
1410 cbcond("bvc", 0x1f, F_CONDBR
)
1413 #undef condr /* v9 */
1416 #define movr(opcode, mask, flags) /* v9 */ \
1417 { opcode, F3(2, 0x2f, 0)|RCOND(mask), F3(~2, ~0x2f, ~0)|RCOND(~(mask)), "1,2,d", (flags), 0, 0, v9 }, \
1418 { opcode, F3(2, 0x2f, 1)|RCOND(mask), F3(~2, ~0x2f, ~1)|RCOND(~(mask)), "1,j,d", (flags), 0, 0, v9 }
1420 #define fmrrs(opcode, mask, lose, flags) /* v9 */ \
1421 { opcode, (mask), (lose), "1,f,g", (flags) | F_FLOAT, 0, 0, v9 }
1422 #define fmrrd(opcode, mask, lose, flags) /* v9 */ \
1423 { opcode, (mask), (lose), "1,B,H", (flags) | F_FLOAT, 0, 0, v9 }
1424 #define fmrrq(opcode, mask, lose, flags) /* v9 */ \
1425 { opcode, (mask), (lose), "1,R,J", (flags) | F_FLOAT, 0, 0, v9 }
1427 #define fmovrs(mop, mask, flags) /* v9 */ \
1428 fmrrs(mop, F3(2, 0x35, 0)|OPF_LOW5(5)|RCOND(mask), F3(~2, ~0x35, 0)|OPF_LOW5(~5)|RCOND(~(mask)), (flags)) /* v9 */
1429 #define fmovrd(mop, mask, flags) /* v9 */ \
1430 fmrrd(mop, F3(2, 0x35, 0)|OPF_LOW5(6)|RCOND(mask), F3(~2, ~0x35, 0)|OPF_LOW5(~6)|RCOND(~(mask)), (flags)) /* v9 */
1431 #define fmovrq(mop, mask, flags) /* v9 */ \
1432 fmrrq(mop, F3(2, 0x35, 0)|OPF_LOW5(7)|RCOND(mask), F3(~2, ~0x35, 0)|OPF_LOW5(~7)|RCOND(~(mask)), (flags)) /* v9 */
1434 /* v9 */ movr("movrne", 0x5, 0),
1435 /* v9 */ movr("movre", 0x1, 0),
1436 /* v9 */ movr("movrgez", 0x7, 0),
1437 /* v9 */ movr("movrlz", 0x3, 0),
1438 /* v9 */ movr("movrlez", 0x2, 0),
1439 /* v9 */ movr("movrgz", 0x6, 0),
1440 /* v9 */ movr("movrnz", 0x5, F_ALIAS
),
1441 /* v9 */ movr("movrz", 0x1, F_ALIAS
),
1443 /* v9 */ fmovrs("fmovrsne", 0x5, 0),
1444 /* v9 */ fmovrs("fmovrse", 0x1, 0),
1445 /* v9 */ fmovrs("fmovrsgez", 0x7, 0),
1446 /* v9 */ fmovrs("fmovrslz", 0x3, 0),
1447 /* v9 */ fmovrs("fmovrslez", 0x2, 0),
1448 /* v9 */ fmovrs("fmovrsgz", 0x6, 0),
1449 /* v9 */ fmovrs("fmovrsnz", 0x5, F_ALIAS
),
1450 /* v9 */ fmovrs("fmovrsz", 0x1, F_ALIAS
),
1452 /* v9 */ fmovrd("fmovrdne", 0x5, 0),
1453 /* v9 */ fmovrd("fmovrde", 0x1, 0),
1454 /* v9 */ fmovrd("fmovrdgez", 0x7, 0),
1455 /* v9 */ fmovrd("fmovrdlz", 0x3, 0),
1456 /* v9 */ fmovrd("fmovrdlez", 0x2, 0),
1457 /* v9 */ fmovrd("fmovrdgz", 0x6, 0),
1458 /* v9 */ fmovrd("fmovrdnz", 0x5, F_ALIAS
),
1459 /* v9 */ fmovrd("fmovrdz", 0x1, F_ALIAS
),
1461 /* v9 */ fmovrq("fmovrqne", 0x5, 0),
1462 /* v9 */ fmovrq("fmovrqe", 0x1, 0),
1463 /* v9 */ fmovrq("fmovrqgez", 0x7, 0),
1464 /* v9 */ fmovrq("fmovrqlz", 0x3, 0),
1465 /* v9 */ fmovrq("fmovrqlez", 0x2, 0),
1466 /* v9 */ fmovrq("fmovrqgz", 0x6, 0),
1467 /* v9 */ fmovrq("fmovrqnz", 0x5, F_ALIAS
),
1468 /* v9 */ fmovrq("fmovrqz", 0x1, F_ALIAS
),
1470 #undef movr /* v9 */
1471 #undef fmovr /* v9 */
1472 #undef fmrr /* v9 */
1474 #define movicc(opcode, cond, flags) /* v9 */ \
1475 { opcode, F3(2, 0x2c, 0)|MCOND(cond,1)|ICC, F3(~2, ~0x2c, ~0)|MCOND(~cond,~1)|XCC|(1<<11), "z,2,d", flags, 0, 0, v9 }, \
1476 { opcode, F3(2, 0x2c, 1)|MCOND(cond,1)|ICC, F3(~2, ~0x2c, ~1)|MCOND(~cond,~1)|XCC|(1<<11), "z,I,d", flags, 0, 0, v9 }, \
1477 { opcode, F3(2, 0x2c, 0)|MCOND(cond,1)|XCC, F3(~2, ~0x2c, ~0)|MCOND(~cond,~1)|(1<<11), "Z,2,d", flags, 0, 0, v9 }, \
1478 { opcode, F3(2, 0x2c, 1)|MCOND(cond,1)|XCC, F3(~2, ~0x2c, ~1)|MCOND(~cond,~1)|(1<<11), "Z,I,d", flags, 0, 0, v9 }
1480 #define movfcc(opcode, fcond, flags) /* v9 */ \
1481 { opcode, F3(2, 0x2c, 0)|FCC(0)|MCOND(fcond,0), MCOND(~fcond,~0)|FCC(~0)|F3(~2, ~0x2c, ~0), "6,2,d", flags, 0, 0, v9 }, \
1482 { opcode, F3(2, 0x2c, 1)|FCC(0)|MCOND(fcond,0), MCOND(~fcond,~0)|FCC(~0)|F3(~2, ~0x2c, ~1), "6,I,d", flags, 0, 0, v9 }, \
1483 { opcode, F3(2, 0x2c, 0)|FCC(1)|MCOND(fcond,0), MCOND(~fcond,~0)|FCC(~1)|F3(~2, ~0x2c, ~0), "7,2,d", flags, 0, 0, v9 }, \
1484 { opcode, F3(2, 0x2c, 1)|FCC(1)|MCOND(fcond,0), MCOND(~fcond,~0)|FCC(~1)|F3(~2, ~0x2c, ~1), "7,I,d", flags, 0, 0, v9 }, \
1485 { opcode, F3(2, 0x2c, 0)|FCC(2)|MCOND(fcond,0), MCOND(~fcond,~0)|FCC(~2)|F3(~2, ~0x2c, ~0), "8,2,d", flags, 0, 0, v9 }, \
1486 { opcode, F3(2, 0x2c, 1)|FCC(2)|MCOND(fcond,0), MCOND(~fcond,~0)|FCC(~2)|F3(~2, ~0x2c, ~1), "8,I,d", flags, 0, 0, v9 }, \
1487 { opcode, F3(2, 0x2c, 0)|FCC(3)|MCOND(fcond,0), MCOND(~fcond,~0)|FCC(~3)|F3(~2, ~0x2c, ~0), "9,2,d", flags, 0, 0, v9 }, \
1488 { opcode, F3(2, 0x2c, 1)|FCC(3)|MCOND(fcond,0), MCOND(~fcond,~0)|FCC(~3)|F3(~2, ~0x2c, ~1), "9,I,d", flags, 0, 0, v9 }
1490 #define movcc(opcode, cond, fcond, flags) /* v9 */ \
1491 movfcc (opcode, fcond, flags), /* v9 */ \
1492 movicc (opcode, cond, flags) /* v9 */
1494 /* v9 */ movcc ("mova", CONDA
, FCONDA
, 0),
1495 /* v9 */ movicc ("movcc", CONDCC
, 0),
1496 /* v9 */ movicc ("movgeu", CONDGEU
, F_ALIAS
),
1497 /* v9 */ movicc ("movcs", CONDCS
, 0),
1498 /* v9 */ movicc ("movlu", CONDLU
, F_ALIAS
),
1499 /* v9 */ movcc ("move", CONDE
, FCONDE
, 0),
1500 /* v9 */ movcc ("movg", CONDG
, FCONDG
, 0),
1501 /* v9 */ movcc ("movge", CONDGE
, FCONDGE
, 0),
1502 /* v9 */ movicc ("movgu", CONDGU
, 0),
1503 /* v9 */ movcc ("movl", CONDL
, FCONDL
, 0),
1504 /* v9 */ movcc ("movle", CONDLE
, FCONDLE
, 0),
1505 /* v9 */ movicc ("movleu", CONDLEU
, 0),
1506 /* v9 */ movfcc ("movlg", FCONDLG
, 0),
1507 /* v9 */ movcc ("movn", CONDN
, FCONDN
, 0),
1508 /* v9 */ movcc ("movne", CONDNE
, FCONDNE
, 0),
1509 /* v9 */ movicc ("movneg", CONDNEG
, 0),
1510 /* v9 */ movcc ("movnz", CONDNZ
, FCONDNZ
, F_ALIAS
),
1511 /* v9 */ movfcc ("movo", FCONDO
, 0),
1512 /* v9 */ movicc ("movpos", CONDPOS
, 0),
1513 /* v9 */ movfcc ("movu", FCONDU
, 0),
1514 /* v9 */ movfcc ("movue", FCONDUE
, 0),
1515 /* v9 */ movfcc ("movug", FCONDUG
, 0),
1516 /* v9 */ movfcc ("movuge", FCONDUGE
, 0),
1517 /* v9 */ movfcc ("movul", FCONDUL
, 0),
1518 /* v9 */ movfcc ("movule", FCONDULE
, 0),
1519 /* v9 */ movicc ("movvc", CONDVC
, 0),
1520 /* v9 */ movicc ("movvs", CONDVS
, 0),
1521 /* v9 */ movcc ("movz", CONDZ
, FCONDZ
, F_ALIAS
),
1523 #undef movicc /* v9 */
1524 #undef movfcc /* v9 */
1525 #undef movcc /* v9 */
1527 #define FM_SF 1 /* v9 - values for fpsize */
1528 #define FM_DF 2 /* v9 */
1529 #define FM_QF 3 /* v9 */
1531 #define fmoviccx(opcode, fpsize, args, cond, flags) /* v9 */ \
1532 { opcode, F3F(2, 0x35, 0x100+fpsize)|MCOND(cond,0), F3F(~2, ~0x35, ~(0x100+fpsize))|MCOND(~cond,~0), "z," args, flags, 0, 0, v9 }, \
1533 { opcode, F3F(2, 0x35, 0x180+fpsize)|MCOND(cond,0), F3F(~2, ~0x35, ~(0x180+fpsize))|MCOND(~cond,~0), "Z," args, flags, 0, 0, v9 }
1535 #define fmovfccx(opcode, fpsize, args, fcond, flags) /* v9 */ \
1536 { opcode, F3F(2, 0x35, 0x000+fpsize)|MCOND(fcond,0), F3F(~2, ~0x35, ~(0x000+fpsize))|MCOND(~fcond,~0), "6," args, flags, 0, 0, v9 }, \
1537 { opcode, F3F(2, 0x35, 0x040+fpsize)|MCOND(fcond,0), F3F(~2, ~0x35, ~(0x040+fpsize))|MCOND(~fcond,~0), "7," args, flags, 0, 0, v9 }, \
1538 { opcode, F3F(2, 0x35, 0x080+fpsize)|MCOND(fcond,0), F3F(~2, ~0x35, ~(0x080+fpsize))|MCOND(~fcond,~0), "8," args, flags, 0, 0, v9 }, \
1539 { opcode, F3F(2, 0x35, 0x0c0+fpsize)|MCOND(fcond,0), F3F(~2, ~0x35, ~(0x0c0+fpsize))|MCOND(~fcond,~0), "9," args, flags, 0, 0, v9 }
1541 /* FIXME: use fmovicc/fmovfcc? */ /* v9 */
1542 #define fmovccx(opcode, fpsize, args, cond, fcond, flags) /* v9 */ \
1543 { opcode, F3F(2, 0x35, 0x100+fpsize)|MCOND(cond,0), F3F(~2, ~0x35, ~(0x100+fpsize))|MCOND(~cond,~0), "z," args, flags | F_FLOAT, 0, 0, v9 }, \
1544 { opcode, F3F(2, 0x35, 0x000+fpsize)|MCOND(fcond,0), F3F(~2, ~0x35, ~(0x000+fpsize))|MCOND(~fcond,~0), "6," args, flags | F_FLOAT, 0, 0, v9 }, \
1545 { opcode, F3F(2, 0x35, 0x180+fpsize)|MCOND(cond,0), F3F(~2, ~0x35, ~(0x180+fpsize))|MCOND(~cond,~0), "Z," args, flags | F_FLOAT, 0, 0, v9 }, \
1546 { opcode, F3F(2, 0x35, 0x040+fpsize)|MCOND(fcond,0), F3F(~2, ~0x35, ~(0x040+fpsize))|MCOND(~fcond,~0), "7," args, flags | F_FLOAT, 0, 0, v9 }, \
1547 { opcode, F3F(2, 0x35, 0x080+fpsize)|MCOND(fcond,0), F3F(~2, ~0x35, ~(0x080+fpsize))|MCOND(~fcond,~0), "8," args, flags | F_FLOAT, 0, 0, v9 }, \
1548 { opcode, F3F(2, 0x35, 0x0c0+fpsize)|MCOND(fcond,0), F3F(~2, ~0x35, ~(0x0c0+fpsize))|MCOND(~fcond,~0), "9," args, flags | F_FLOAT, 0, 0, v9 }
1550 #define fmovicc(suffix, cond, flags) /* v9 */ \
1551 fmoviccx("fmovd" suffix, FM_DF, "B,H", cond, flags), \
1552 fmoviccx("fmovq" suffix, FM_QF, "R,J", cond, flags), \
1553 fmoviccx("fmovs" suffix, FM_SF, "f,g", cond, flags)
1555 #define fmovfcc(suffix, fcond, flags) /* v9 */ \
1556 fmovfccx("fmovd" suffix, FM_DF, "B,H", fcond, flags), \
1557 fmovfccx("fmovq" suffix, FM_QF, "R,J", fcond, flags), \
1558 fmovfccx("fmovs" suffix, FM_SF, "f,g", fcond, flags)
1560 #define fmovcc(suffix, cond, fcond, flags) /* v9 */ \
1561 fmovccx("fmovd" suffix, FM_DF, "B,H", cond, fcond, flags), \
1562 fmovccx("fmovq" suffix, FM_QF, "R,J", cond, fcond, flags), \
1563 fmovccx("fmovs" suffix, FM_SF, "f,g", cond, fcond, flags)
1565 /* v9 */ fmovcc ("a", CONDA
, FCONDA
, 0),
1566 /* v9 */ fmovicc ("cc", CONDCC
, 0),
1567 /* v9 */ fmovicc ("cs", CONDCS
, 0),
1568 /* v9 */ fmovcc ("e", CONDE
, FCONDE
, 0),
1569 /* v9 */ fmovcc ("g", CONDG
, FCONDG
, 0),
1570 /* v9 */ fmovcc ("ge", CONDGE
, FCONDGE
, 0),
1571 /* v9 */ fmovicc ("geu", CONDGEU
, F_ALIAS
),
1572 /* v9 */ fmovicc ("gu", CONDGU
, 0),
1573 /* v9 */ fmovcc ("l", CONDL
, FCONDL
, 0),
1574 /* v9 */ fmovcc ("le", CONDLE
, FCONDLE
, 0),
1575 /* v9 */ fmovicc ("leu", CONDLEU
, 0),
1576 /* v9 */ fmovfcc ("lg", FCONDLG
, 0),
1577 /* v9 */ fmovicc ("lu", CONDLU
, F_ALIAS
),
1578 /* v9 */ fmovcc ("n", CONDN
, FCONDN
, 0),
1579 /* v9 */ fmovcc ("ne", CONDNE
, FCONDNE
, 0),
1580 /* v9 */ fmovicc ("neg", CONDNEG
, 0),
1581 /* v9 */ fmovcc ("nz", CONDNZ
, FCONDNZ
, F_ALIAS
),
1582 /* v9 */ fmovfcc ("o", FCONDO
, 0),
1583 /* v9 */ fmovicc ("pos", CONDPOS
, 0),
1584 /* v9 */ fmovfcc ("u", FCONDU
, 0),
1585 /* v9 */ fmovfcc ("ue", FCONDUE
, 0),
1586 /* v9 */ fmovfcc ("ug", FCONDUG
, 0),
1587 /* v9 */ fmovfcc ("uge", FCONDUGE
, 0),
1588 /* v9 */ fmovfcc ("ul", FCONDUL
, 0),
1589 /* v9 */ fmovfcc ("ule", FCONDULE
, 0),
1590 /* v9 */ fmovicc ("vc", CONDVC
, 0),
1591 /* v9 */ fmovicc ("vs", CONDVS
, 0),
1592 /* v9 */ fmovcc ("z", CONDZ
, FCONDZ
, F_ALIAS
),
1594 #undef fmoviccx /* v9 */
1595 #undef fmovfccx /* v9 */
1596 #undef fmovccx /* v9 */
1597 #undef fmovicc /* v9 */
1598 #undef fmovfcc /* v9 */
1599 #undef fmovcc /* v9 */
1600 #undef FM_DF /* v9 */
1601 #undef FM_QF /* v9 */
1602 #undef FM_SF /* v9 */
1604 /* Coprocessor branches. */
1605 #define CBR(opcode, mask, lose, flags, arch) \
1606 { opcode, (mask), ANNUL | (lose), "l", flags | F_DELAYED, 0, 0, arch }, \
1607 { opcode, (mask) | ANNUL, (lose), ",a l", flags | F_DELAYED, 0, 0, arch }
1609 /* Floating point branches. */
1610 #define FBR(opcode, mask, lose, flags) \
1611 { opcode, (mask), ANNUL | (lose), "l", flags | F_DELAYED | F_FBR, 0, 0, v6 }, \
1612 { opcode, (mask) | ANNUL, (lose), ",a l", flags | F_DELAYED | F_FBR, 0, 0, v6 }
1614 /* V9 extended floating point branches. */
1615 #define FBRX(opcode, mask, lose, flags) /* v9 */ \
1616 { opcode, FBFCC(0)|(mask)|BPRED, ANNUL|FBFCC(~0)|(lose), "6,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1617 { opcode, FBFCC(0)|(mask)|BPRED, ANNUL|FBFCC(~0)|(lose), ",T 6,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1618 { opcode, FBFCC(0)|(mask)|BPRED|ANNUL, FBFCC(~0)|(lose), ",a 6,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1619 { opcode, FBFCC(0)|(mask)|BPRED|ANNUL, FBFCC(~0)|(lose), ",a,T 6,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1620 { opcode, FBFCC(0)|(mask), ANNUL|BPRED|FBFCC(~0)|(lose), ",N 6,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1621 { opcode, FBFCC(0)|(mask)|ANNUL, BPRED|FBFCC(~0)|(lose), ",a,N 6,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1622 { opcode, FBFCC(1)|(mask)|BPRED, ANNUL|FBFCC(~1)|(lose), "7,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1623 { opcode, FBFCC(1)|(mask)|BPRED, ANNUL|FBFCC(~1)|(lose), ",T 7,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1624 { opcode, FBFCC(1)|(mask)|BPRED|ANNUL, FBFCC(~1)|(lose), ",a 7,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1625 { opcode, FBFCC(1)|(mask)|BPRED|ANNUL, FBFCC(~1)|(lose), ",a,T 7,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1626 { opcode, FBFCC(1)|(mask), ANNUL|BPRED|FBFCC(~1)|(lose), ",N 7,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1627 { opcode, FBFCC(1)|(mask)|ANNUL, BPRED|FBFCC(~1)|(lose), ",a,N 7,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1628 { opcode, FBFCC(2)|(mask)|BPRED, ANNUL|FBFCC(~2)|(lose), "8,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1629 { opcode, FBFCC(2)|(mask)|BPRED, ANNUL|FBFCC(~2)|(lose), ",T 8,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1630 { opcode, FBFCC(2)|(mask)|BPRED|ANNUL, FBFCC(~2)|(lose), ",a 8,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1631 { opcode, FBFCC(2)|(mask)|BPRED|ANNUL, FBFCC(~2)|(lose), ",a,T 8,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1632 { opcode, FBFCC(2)|(mask), ANNUL|BPRED|FBFCC(~2)|(lose), ",N 8,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1633 { opcode, FBFCC(2)|(mask)|ANNUL, BPRED|FBFCC(~2)|(lose), ",a,N 8,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1634 { opcode, FBFCC(3)|(mask)|BPRED, ANNUL|FBFCC(~3)|(lose), "9,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1635 { opcode, FBFCC(3)|(mask)|BPRED, ANNUL|FBFCC(~3)|(lose), ",T 9,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1636 { opcode, FBFCC(3)|(mask)|BPRED|ANNUL, FBFCC(~3)|(lose), ",a 9,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1637 { opcode, FBFCC(3)|(mask)|BPRED|ANNUL, FBFCC(~3)|(lose), ",a,T 9,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1638 { opcode, FBFCC(3)|(mask), ANNUL|BPRED|FBFCC(~3)|(lose), ",N 9,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }, \
1639 { opcode, FBFCC(3)|(mask)|ANNUL, BPRED|FBFCC(~3)|(lose), ",a,N 9,G", flags|F_DELAYED|F_FBR, 0, 0, v9 }
1641 /* v9: We must put `FBRX' before `FBR', to ensure that we never match
1642 v9: something against an expression unless it is an expression. Otherwise,
1643 v9: we end up with undefined symbol tables entries, because they get added,
1644 v9: but are not deleted if the pattern fails to match. */
1646 #define CONDFC(fop, cop, mask, flags) \
1647 FBRX(fop, F2(0, 5)|COND(mask), F2(~0, ~5)|COND(~(mask)), flags), /* v9 */ \
1648 FBR(fop, F2(0, 6)|COND(mask), F2(~0, ~6)|COND(~(mask)), flags), \
1649 CBR(cop, F2(0, 7)|COND(mask), F2(~0, ~7)|COND(~(mask)), flags, v6notlet)
1651 #define CONDFCL(fop, cop, mask, flags) \
1652 FBRX(fop, F2(0, 5)|COND(mask), F2(~0, ~5)|COND(~(mask)), flags), /* v9 */ \
1653 FBR(fop, F2(0, 6)|COND(mask), F2(~0, ~6)|COND(~(mask)), flags), \
1654 CBR(cop, F2(0, 7)|COND(mask), F2(~0, ~7)|COND(~(mask)), flags, v6)
1656 #define CONDF(fop, mask, flags) \
1657 FBRX(fop, F2(0, 5)|COND(mask), F2(~0, ~5)|COND(~(mask)), flags), /* v9 */ \
1658 FBR(fop, F2(0, 6)|COND(mask), F2(~0, ~6)|COND(~(mask)), flags)
1660 CONDFC ("fb", "cb", 0x8, F_UNBR
),
1661 CONDFCL ("fba", "cba", 0x8, F_UNBR
|F_ALIAS
),
1662 CONDFC ("fbe", "cb0", 0x9, F_CONDBR
),
1663 CONDF ("fbz", 0x9, F_CONDBR
|F_ALIAS
),
1664 CONDFC ("fbg", "cb2", 0x6, F_CONDBR
),
1665 CONDFC ("fbge", "cb02", 0xb, F_CONDBR
),
1666 CONDFC ("fbl", "cb1", 0x4, F_CONDBR
),
1667 CONDFC ("fble", "cb01", 0xd, F_CONDBR
),
1668 CONDFC ("fblg", "cb12", 0x2, F_CONDBR
),
1669 CONDFCL ("fbn", "cbn", 0x0, F_UNBR
),
1670 CONDFC ("fbne", "cb123", 0x1, F_CONDBR
),
1671 CONDF ("fbnz", 0x1, F_CONDBR
|F_ALIAS
),
1672 CONDFC ("fbo", "cb012", 0xf, F_CONDBR
),
1673 CONDFC ("fbu", "cb3", 0x7, F_CONDBR
),
1674 CONDFC ("fbue", "cb03", 0xa, F_CONDBR
),
1675 CONDFC ("fbug", "cb23", 0x5, F_CONDBR
),
1676 CONDFC ("fbuge", "cb023", 0xc, F_CONDBR
),
1677 CONDFC ("fbul", "cb13", 0x3, F_CONDBR
),
1678 CONDFC ("fbule", "cb013", 0xe, F_CONDBR
),
1685 #undef FBRX /* v9 */
1687 { "jmp", F3(2, 0x38, 0), F3(~2, ~0x38, ~0)|RD_G0
|ASI(~0), "1+2", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* jmpl rs1+rs2,%g0 */
1688 { "jmp", F3(2, 0x38, 0), F3(~2, ~0x38, ~0)|RD_G0
|ASI_RS2(~0), "1", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* jmpl rs1+%g0,%g0 */
1689 { "jmp", F3(2, 0x38, 1), F3(~2, ~0x38, ~1)|RD_G0
, "1+i", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* jmpl rs1+i,%g0 */
1690 { "jmp", F3(2, 0x38, 1), F3(~2, ~0x38, ~1)|RD_G0
, "i+1", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* jmpl i+rs1,%g0 */
1691 { "jmp", F3(2, 0x38, 1), F3(~2, ~0x38, ~1)|RD_G0
|RS1_G0
, "i", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* jmpl %g0+i,%g0 */
1692 { "jmp", F3(2, 0x38, 1), F3(~2, ~0x38, ~1)|RD_G0
|SIMM13(~0), "1", F_UNBR
|F_DELAYED
, 0, 0, v6
}, /* jmpl rs1+0,%g0 */
1694 { "nop", F2(0, 4), 0xfeffffff, "", 0, 0, 0, v6
}, /* sethi 0, %g0 */
1696 { "set", F2(0x0, 0x4), F2(~0x0, ~0x4), "S0,d", F_ALIAS
, 0, 0, v6
},
1697 { "setuw", F2(0x0, 0x4), F2(~0x0, ~0x4), "S0,d", F_ALIAS
, 0, 0, v9
},
1698 { "setsw", F2(0x0, 0x4), F2(~0x0, ~0x4), "S0,d", F_ALIAS
, 0, 0, v9
},
1699 { "setx", F2(0x0, 0x4), F2(~0x0, ~0x4), "S0,1,d", F_ALIAS
, 0, 0, v9
},
1701 { "sethi", F2(0x0, 0x4), F2(~0x0, ~0x4), "h,d", 0, 0, 0, v6
},
1703 { "taddcc", F3(2, 0x20, 0), F3(~2, ~0x20, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1704 { "taddcc", F3(2, 0x20, 1), F3(~2, ~0x20, ~1), "1,i,d", 0, 0, 0, v6
},
1705 { "taddcc", F3(2, 0x20, 1), F3(~2, ~0x20, ~1), "i,1,d", 0, 0, 0, v6
},
1706 { "taddcctv", F3(2, 0x22, 0), F3(~2, ~0x22, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1707 { "taddcctv", F3(2, 0x22, 1), F3(~2, ~0x22, ~1), "1,i,d", 0, 0, 0, v6
},
1708 { "taddcctv", F3(2, 0x22, 1), F3(~2, ~0x22, ~1), "i,1,d", 0, 0, 0, v6
},
1710 { "tsubcc", F3(2, 0x21, 0), F3(~2, ~0x21, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1711 { "tsubcc", F3(2, 0x21, 1), F3(~2, ~0x21, ~1), "1,i,d", 0, 0, 0, v6
},
1712 { "tsubcctv", F3(2, 0x23, 0), F3(~2, ~0x23, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1713 { "tsubcctv", F3(2, 0x23, 1), F3(~2, ~0x23, ~1), "1,i,d", 0, 0, 0, v6
},
1715 { "unimp", F2(0x0, 0x0), 0xffc00000, "n", 0, 0, 0, v6notv9
},
1716 { "illtrap", F2(0, 0), F2(~0, ~0)|RD_G0
, "n", 0, 0, 0, v9
},
1718 /* This *is* a commutative instruction. */
1719 { "xnor", F3(2, 0x07, 0), F3(~2, ~0x07, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1720 { "xnor", F3(2, 0x07, 1), F3(~2, ~0x07, ~1), "1,i,d", 0, 0, 0, v6
},
1721 { "xnor", F3(2, 0x07, 1), F3(~2, ~0x07, ~1), "i,1,d", 0, 0, 0, v6
},
1722 /* This *is* a commutative instruction. */
1723 { "xnorcc", F3(2, 0x17, 0), F3(~2, ~0x17, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1724 { "xnorcc", F3(2, 0x17, 1), F3(~2, ~0x17, ~1), "1,i,d", 0, 0, 0, v6
},
1725 { "xnorcc", F3(2, 0x17, 1), F3(~2, ~0x17, ~1), "i,1,d", 0, 0, 0, v6
},
1726 { "xor", F3(2, 0x03, 0), F3(~2, ~0x03, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1727 { "xor", F3(2, 0x03, 1), F3(~2, ~0x03, ~1), "1,i,d", 0, 0, 0, v6
},
1728 { "xor", F3(2, 0x03, 1), F3(~2, ~0x03, ~1), "i,1,d", 0, 0, 0, v6
},
1729 { "xorcc", F3(2, 0x13, 0), F3(~2, ~0x13, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v6
},
1730 { "xorcc", F3(2, 0x13, 1), F3(~2, ~0x13, ~1), "1,i,d", 0, 0, 0, v6
},
1731 { "xorcc", F3(2, 0x13, 1), F3(~2, ~0x13, ~1), "i,1,d", 0, 0, 0, v6
},
1733 { "not", F3(2, 0x07, 0), F3(~2, ~0x07, ~0)|ASI(~0), "1,d", F_ALIAS
, 0, 0, v6
}, /* xnor rs1,%0,rd */
1734 { "not", F3(2, 0x07, 0), F3(~2, ~0x07, ~0)|ASI(~0), "r", F_ALIAS
, 0, 0, v6
}, /* xnor rd,%0,rd */
1736 { "btog", F3(2, 0x03, 0), F3(~2, ~0x03, ~0)|ASI(~0), "2,r", F_ALIAS
, 0, 0, v6
}, /* xor rd,rs2,rd */
1737 { "btog", F3(2, 0x03, 1), F3(~2, ~0x03, ~1), "i,r", F_ALIAS
, 0, 0, v6
}, /* xor rd,i,rd */
1739 /* FPop1 and FPop2 are not instructions. Don't accept them. */
1741 { "fdtoi", F3F(2, 0x34, 0x0d2), F3F(~2, ~0x34, ~0x0d2)|RS1_G0
, "B,g", F_FLOAT
, 0, 0, v6
},
1742 { "fstoi", F3F(2, 0x34, 0x0d1), F3F(~2, ~0x34, ~0x0d1)|RS1_G0
, "f,g", F_FLOAT
, 0, 0, v6
},
1743 { "fqtoi", F3F(2, 0x34, 0x0d3), F3F(~2, ~0x34, ~0x0d3)|RS1_G0
, "R,g", F_FLOAT
, 0, 0, v8
},
1745 { "fdtox", F3F(2, 0x34, 0x082), F3F(~2, ~0x34, ~0x082)|RS1_G0
, "B,H", F_FLOAT
, 0, 0, v9
},
1746 { "fstox", F3F(2, 0x34, 0x081), F3F(~2, ~0x34, ~0x081)|RS1_G0
, "f,H", F_FLOAT
, 0, 0, v9
},
1747 { "fqtox", F3F(2, 0x34, 0x083), F3F(~2, ~0x34, ~0x083)|RS1_G0
, "R,H", F_FLOAT
, 0, 0, v9
},
1749 { "fitod", F3F(2, 0x34, 0x0c8), F3F(~2, ~0x34, ~0x0c8)|RS1_G0
, "f,H", F_FLOAT
, 0, 0, v6
},
1750 { "fitos", F3F(2, 0x34, 0x0c4), F3F(~2, ~0x34, ~0x0c4)|RS1_G0
, "f,g", F_FLOAT
, 0, 0, v6
},
1751 { "fitoq", F3F(2, 0x34, 0x0cc), F3F(~2, ~0x34, ~0x0cc)|RS1_G0
, "f,J", F_FLOAT
, 0, 0, v8
},
1753 { "fxtod", F3F(2, 0x34, 0x088), F3F(~2, ~0x34, ~0x088)|RS1_G0
, "B,H", F_FLOAT
, 0, 0, v9
},
1754 { "fxtos", F3F(2, 0x34, 0x084), F3F(~2, ~0x34, ~0x084)|RS1_G0
, "B,g", F_FLOAT
, 0, 0, v9
},
1755 { "fxtoq", F3F(2, 0x34, 0x08c), F3F(~2, ~0x34, ~0x08c)|RS1_G0
, "B,J", F_FLOAT
, 0, 0, v9
},
1757 { "fdtoq", F3F(2, 0x34, 0x0ce), F3F(~2, ~0x34, ~0x0ce)|RS1_G0
, "B,J", F_FLOAT
, 0, 0, v8
},
1758 { "fdtos", F3F(2, 0x34, 0x0c6), F3F(~2, ~0x34, ~0x0c6)|RS1_G0
, "B,g", F_FLOAT
, 0, 0, v6
},
1759 { "fqtod", F3F(2, 0x34, 0x0cb), F3F(~2, ~0x34, ~0x0cb)|RS1_G0
, "R,H", F_FLOAT
, 0, 0, v8
},
1760 { "fqtos", F3F(2, 0x34, 0x0c7), F3F(~2, ~0x34, ~0x0c7)|RS1_G0
, "R,g", F_FLOAT
, 0, 0, v8
},
1761 { "fstod", F3F(2, 0x34, 0x0c9), F3F(~2, ~0x34, ~0x0c9)|RS1_G0
, "f,H", F_FLOAT
, 0, 0, v6
},
1762 { "fstoq", F3F(2, 0x34, 0x0cd), F3F(~2, ~0x34, ~0x0cd)|RS1_G0
, "f,J", F_FLOAT
, 0, 0, v8
},
1764 { "fdivd", F3F(2, 0x34, 0x04e), F3F(~2, ~0x34, ~0x04e), "v,B,H", F_FLOAT
, 0, 0, v6
},
1765 { "fdivq", F3F(2, 0x34, 0x04f), F3F(~2, ~0x34, ~0x04f), "V,R,J", F_FLOAT
, 0, 0, v8
},
1766 { "fdivx", F3F(2, 0x34, 0x04f), F3F(~2, ~0x34, ~0x04f), "V,R,J", F_FLOAT
|F_ALIAS
, 0, 0, v8
},
1767 { "fdivs", F3F(2, 0x34, 0x04d), F3F(~2, ~0x34, ~0x04d), "e,f,g", F_FLOAT
, 0, 0, v6
},
1768 { "fmuld", F3F(2, 0x34, 0x04a), F3F(~2, ~0x34, ~0x04a), "v,B,H", F_FLOAT
, 0, 0, v6
},
1769 { "fmulq", F3F(2, 0x34, 0x04b), F3F(~2, ~0x34, ~0x04b), "V,R,J", F_FLOAT
, 0, 0, v8
},
1770 { "fmulx", F3F(2, 0x34, 0x04b), F3F(~2, ~0x34, ~0x04b), "V,R,J", F_FLOAT
|F_ALIAS
, 0, 0, v8
},
1771 { "fmuls", F3F(2, 0x34, 0x049), F3F(~2, ~0x34, ~0x049), "e,f,g", F_FLOAT
, 0, 0, v6
},
1773 { "fdmulq", F3F(2, 0x34, 0x06e), F3F(~2, ~0x34, ~0x06e), "v,B,J", F_FLOAT
, 0, 0, v8
},
1774 { "fdmulx", F3F(2, 0x34, 0x06e), F3F(~2, ~0x34, ~0x06e), "v,B,J", F_FLOAT
|F_ALIAS
, 0, 0, v8
},
1775 { "fsmuld", F3F(2, 0x34, 0x069), F3F(~2, ~0x34, ~0x069), "e,f,H", F_FLOAT
, HWCAP_FSMULD
, 0, v8
},
1777 { "fsqrtd", F3F(2, 0x34, 0x02a), F3F(~2, ~0x34, ~0x02a)|RS1_G0
, "B,H", F_FLOAT
, 0, 0, v7
},
1778 { "fsqrtq", F3F(2, 0x34, 0x02b), F3F(~2, ~0x34, ~0x02b)|RS1_G0
, "R,J", F_FLOAT
, 0, 0, v8
},
1779 { "fsqrtx", F3F(2, 0x34, 0x02b), F3F(~2, ~0x34, ~0x02b)|RS1_G0
, "R,J", F_FLOAT
|F_ALIAS
, 0, 0, v8
},
1780 { "fsqrts", F3F(2, 0x34, 0x029), F3F(~2, ~0x34, ~0x029)|RS1_G0
, "f,g", F_FLOAT
, 0, 0, v7
},
1782 { "fabsd", F3F(2, 0x34, 0x00a), F3F(~2, ~0x34, ~0x00a)|RS1_G0
, "B,H", F_FLOAT
, 0, 0, v9
},
1783 { "fabsq", F3F(2, 0x34, 0x00b), F3F(~2, ~0x34, ~0x00b)|RS1_G0
, "R,J", F_FLOAT
, 0, 0, v9
},
1784 { "fabsx", F3F(2, 0x34, 0x00b), F3F(~2, ~0x34, ~0x00b)|RS1_G0
, "R,J", F_FLOAT
|F_ALIAS
, 0, 0, v9
},
1785 { "fabss", F3F(2, 0x34, 0x009), F3F(~2, ~0x34, ~0x009)|RS1_G0
, "f,g", F_FLOAT
, 0, 0, v6
},
1786 { "fmovd", F3F(2, 0x34, 0x002), F3F(~2, ~0x34, ~0x002)|RS1_G0
, "B,H", F_FLOAT
, 0, 0, v9
},
1787 { "fmovq", F3F(2, 0x34, 0x003), F3F(~2, ~0x34, ~0x003)|RS1_G0
, "R,J", F_FLOAT
, 0, 0, v9
},
1788 { "fmovx", F3F(2, 0x34, 0x003), F3F(~2, ~0x34, ~0x003)|RS1_G0
, "R,J", F_FLOAT
|F_ALIAS
, 0, 0, v9
},
1789 { "fmovs", F3F(2, 0x34, 0x001), F3F(~2, ~0x34, ~0x001)|RS1_G0
, "f,g", F_FLOAT
, 0, 0, v6
},
1790 { "fnegd", F3F(2, 0x34, 0x006), F3F(~2, ~0x34, ~0x006)|RS1_G0
, "B,H", F_FLOAT
, 0, 0, v9
},
1791 { "fnegq", F3F(2, 0x34, 0x007), F3F(~2, ~0x34, ~0x007)|RS1_G0
, "R,J", F_FLOAT
, 0, 0, v9
},
1792 { "fnegx", F3F(2, 0x34, 0x007), F3F(~2, ~0x34, ~0x007)|RS1_G0
, "R,J", F_FLOAT
|F_ALIAS
, 0, 0, v9
},
1793 { "fnegs", F3F(2, 0x34, 0x005), F3F(~2, ~0x34, ~0x005)|RS1_G0
, "f,g", F_FLOAT
, 0, 0, v6
},
1795 { "faddd", F3F(2, 0x34, 0x042), F3F(~2, ~0x34, ~0x042), "v,B,H", F_FLOAT
, 0, 0, v6
},
1796 { "faddq", F3F(2, 0x34, 0x043), F3F(~2, ~0x34, ~0x043), "V,R,J", F_FLOAT
, 0, 0, v8
},
1797 { "faddx", F3F(2, 0x34, 0x043), F3F(~2, ~0x34, ~0x043), "V,R,J", F_FLOAT
|F_ALIAS
, 0, 0, v8
},
1798 { "fadds", F3F(2, 0x34, 0x041), F3F(~2, ~0x34, ~0x041), "e,f,g", F_FLOAT
, 0, 0, v6
},
1799 { "fsubd", F3F(2, 0x34, 0x046), F3F(~2, ~0x34, ~0x046), "v,B,H", F_FLOAT
, 0, 0, v6
},
1800 { "fsubq", F3F(2, 0x34, 0x047), F3F(~2, ~0x34, ~0x047), "V,R,J", F_FLOAT
, 0, 0, v8
},
1801 { "fsubx", F3F(2, 0x34, 0x047), F3F(~2, ~0x34, ~0x047), "V,R,J", F_FLOAT
|F_ALIAS
, 0, 0, v8
},
1802 { "fsubs", F3F(2, 0x34, 0x045), F3F(~2, ~0x34, ~0x045), "e,f,g", F_FLOAT
, 0, 0, v6
},
1804 #define CMPFCC(x) (((x)&0x3)<<25)
1806 { "fcmpd", F3F(2, 0x35, 0x052), F3F(~2, ~0x35, ~0x052)|RD_G0
, "v,B", F_FLOAT
, 0, 0, v6
},
1807 { "fcmpd", CMPFCC(0)|F3F(2, 0x35, 0x052), CMPFCC(~0)|F3F(~2, ~0x35, ~0x052), "6,v,B", F_FLOAT
, 0, 0, v9
},
1808 { "fcmpd", CMPFCC(1)|F3F(2, 0x35, 0x052), CMPFCC(~1)|F3F(~2, ~0x35, ~0x052), "7,v,B", F_FLOAT
, 0, 0, v9
},
1809 { "fcmpd", CMPFCC(2)|F3F(2, 0x35, 0x052), CMPFCC(~2)|F3F(~2, ~0x35, ~0x052), "8,v,B", F_FLOAT
, 0, 0, v9
},
1810 { "fcmpd", CMPFCC(3)|F3F(2, 0x35, 0x052), CMPFCC(~3)|F3F(~2, ~0x35, ~0x052), "9,v,B", F_FLOAT
, 0, 0, v9
},
1811 { "fcmped", F3F(2, 0x35, 0x056), F3F(~2, ~0x35, ~0x056)|RD_G0
, "v,B", F_FLOAT
, 0, 0, v6
},
1812 { "fcmped", CMPFCC(0)|F3F(2, 0x35, 0x056), CMPFCC(~0)|F3F(~2, ~0x35, ~0x056), "6,v,B", F_FLOAT
, 0, 0, v9
},
1813 { "fcmped", CMPFCC(1)|F3F(2, 0x35, 0x056), CMPFCC(~1)|F3F(~2, ~0x35, ~0x056), "7,v,B", F_FLOAT
, 0, 0, v9
},
1814 { "fcmped", CMPFCC(2)|F3F(2, 0x35, 0x056), CMPFCC(~2)|F3F(~2, ~0x35, ~0x056), "8,v,B", F_FLOAT
, 0, 0, v9
},
1815 { "fcmped", CMPFCC(3)|F3F(2, 0x35, 0x056), CMPFCC(~3)|F3F(~2, ~0x35, ~0x056), "9,v,B", F_FLOAT
, 0, 0, v9
},
1816 { "fcmpq", F3F(2, 0x35, 0x053), F3F(~2, ~0x35, ~0x053)|RD_G0
, "V,R", F_FLOAT
, 0, 0, v8
},
1817 { "fcmpq", CMPFCC(0)|F3F(2, 0x35, 0x053), CMPFCC(~0)|F3F(~2, ~0x35, ~0x053), "6,V,R", F_FLOAT
, 0, 0, v9
},
1818 { "fcmpq", CMPFCC(1)|F3F(2, 0x35, 0x053), CMPFCC(~1)|F3F(~2, ~0x35, ~0x053), "7,V,R", F_FLOAT
, 0, 0, v9
},
1819 { "fcmpq", CMPFCC(2)|F3F(2, 0x35, 0x053), CMPFCC(~2)|F3F(~2, ~0x35, ~0x053), "8,V,R", F_FLOAT
, 0, 0, v9
},
1820 { "fcmpq", CMPFCC(3)|F3F(2, 0x35, 0x053), CMPFCC(~3)|F3F(~2, ~0x35, ~0x053), "9,V,R", F_FLOAT
, 0, 0, v9
},
1821 { "fcmpeq", F3F(2, 0x35, 0x057), F3F(~2, ~0x35, ~0x057)|RD_G0
, "V,R", F_FLOAT
, 0, 0, v8
},
1822 { "fcmpeq", CMPFCC(0)|F3F(2, 0x35, 0x057), CMPFCC(~0)|F3F(~2, ~0x35, ~0x057), "6,V,R", F_FLOAT
, 0, 0, v9
},
1823 { "fcmpeq", CMPFCC(1)|F3F(2, 0x35, 0x057), CMPFCC(~1)|F3F(~2, ~0x35, ~0x057), "7,V,R", F_FLOAT
, 0, 0, v9
},
1824 { "fcmpeq", CMPFCC(2)|F3F(2, 0x35, 0x057), CMPFCC(~2)|F3F(~2, ~0x35, ~0x057), "8,V,R", F_FLOAT
, 0, 0, v9
},
1825 { "fcmpeq", CMPFCC(3)|F3F(2, 0x35, 0x057), CMPFCC(~3)|F3F(~2, ~0x35, ~0x057), "9,V,R", F_FLOAT
, 0, 0, v9
},
1826 { "fcmpx", F3F(2, 0x35, 0x053), F3F(~2, ~0x35, ~0x053)|RD_G0
, "V,R", F_FLOAT
|F_ALIAS
, 0, 0, v8
},
1827 { "fcmpx", CMPFCC(0)|F3F(2, 0x35, 0x053), CMPFCC(~0)|F3F(~2, ~0x35, ~0x053), "6,V,R", F_FLOAT
|F_ALIAS
, 0, 0, v9
},
1828 { "fcmpx", CMPFCC(1)|F3F(2, 0x35, 0x053), CMPFCC(~1)|F3F(~2, ~0x35, ~0x053), "7,V,R", F_FLOAT
|F_ALIAS
, 0, 0, v9
},
1829 { "fcmpx", CMPFCC(2)|F3F(2, 0x35, 0x053), CMPFCC(~2)|F3F(~2, ~0x35, ~0x053), "8,V,R", F_FLOAT
|F_ALIAS
, 0, 0, v9
},
1830 { "fcmpx", CMPFCC(3)|F3F(2, 0x35, 0x053), CMPFCC(~3)|F3F(~2, ~0x35, ~0x053), "9,V,R", F_FLOAT
|F_ALIAS
, 0, 0, v9
},
1831 { "fcmpex", F3F(2, 0x35, 0x057), F3F(~2, ~0x35, ~0x057)|RD_G0
, "V,R", F_FLOAT
|F_ALIAS
, 0, 0, v8
},
1832 { "fcmpex", CMPFCC(0)|F3F(2, 0x35, 0x057), CMPFCC(~0)|F3F(~2, ~0x35, ~0x057), "6,V,R", F_FLOAT
|F_ALIAS
, 0, 0, v9
},
1833 { "fcmpex", CMPFCC(1)|F3F(2, 0x35, 0x057), CMPFCC(~1)|F3F(~2, ~0x35, ~0x057), "7,V,R", F_FLOAT
|F_ALIAS
, 0, 0, v9
},
1834 { "fcmpex", CMPFCC(2)|F3F(2, 0x35, 0x057), CMPFCC(~2)|F3F(~2, ~0x35, ~0x057), "8,V,R", F_FLOAT
|F_ALIAS
, 0, 0, v9
},
1835 { "fcmpex", CMPFCC(3)|F3F(2, 0x35, 0x057), CMPFCC(~3)|F3F(~2, ~0x35, ~0x057), "9,V,R", F_FLOAT
|F_ALIAS
, 0, 0, v9
},
1836 { "fcmps", F3F(2, 0x35, 0x051), F3F(~2, ~0x35, ~0x051)|RD_G0
, "e,f", F_FLOAT
, 0, 0, v6
},
1837 { "fcmps", CMPFCC(0)|F3F(2, 0x35, 0x051), CMPFCC(~0)|F3F(~2, ~0x35, ~0x051), "6,e,f", F_FLOAT
, 0, 0, v9
},
1838 { "fcmps", CMPFCC(1)|F3F(2, 0x35, 0x051), CMPFCC(~1)|F3F(~2, ~0x35, ~0x051), "7,e,f", F_FLOAT
, 0, 0, v9
},
1839 { "fcmps", CMPFCC(2)|F3F(2, 0x35, 0x051), CMPFCC(~2)|F3F(~2, ~0x35, ~0x051), "8,e,f", F_FLOAT
, 0, 0, v9
},
1840 { "fcmps", CMPFCC(3)|F3F(2, 0x35, 0x051), CMPFCC(~3)|F3F(~2, ~0x35, ~0x051), "9,e,f", F_FLOAT
, 0, 0, v9
},
1841 { "fcmpes", F3F(2, 0x35, 0x055), F3F(~2, ~0x35, ~0x055)|RD_G0
, "e,f", F_FLOAT
, 0, 0, v6
},
1842 { "fcmpes", CMPFCC(0)|F3F(2, 0x35, 0x055), CMPFCC(~0)|F3F(~2, ~0x35, ~0x055), "6,e,f", F_FLOAT
, 0, 0, v9
},
1843 { "fcmpes", CMPFCC(1)|F3F(2, 0x35, 0x055), CMPFCC(~1)|F3F(~2, ~0x35, ~0x055), "7,e,f", F_FLOAT
, 0, 0, v9
},
1844 { "fcmpes", CMPFCC(2)|F3F(2, 0x35, 0x055), CMPFCC(~2)|F3F(~2, ~0x35, ~0x055), "8,e,f", F_FLOAT
, 0, 0, v9
},
1845 { "fcmpes", CMPFCC(3)|F3F(2, 0x35, 0x055), CMPFCC(~3)|F3F(~2, ~0x35, ~0x055), "9,e,f", F_FLOAT
, 0, 0, v9
},
1847 /* These Extended FPop (FIFO) instructions are new in the Fujitsu
1848 MB86934, replacing the CPop instructions from v6 and later
1851 #define EFPOP1_2(name, op, args) { name, F3F(2, 0x36, op), F3F(~2, ~0x36, ~op)|RS1_G0, args, 0, 0, 0, sparclite }
1852 #define EFPOP1_3(name, op, args) { name, F3F(2, 0x36, op), F3F(~2, ~0x36, ~op), args, 0, 0, 0, sparclite }
1853 #define EFPOP2_2(name, op, args) { name, F3F(2, 0x37, op), F3F(~2, ~0x37, ~op)|RD_G0, args, 0, 0, 0, sparclite }
1855 EFPOP1_2 ("efitod", 0x0c8, "f,H"),
1856 EFPOP1_2 ("efitos", 0x0c4, "f,g"),
1857 EFPOP1_2 ("efdtoi", 0x0d2, "B,g"),
1858 EFPOP1_2 ("efstoi", 0x0d1, "f,g"),
1859 EFPOP1_2 ("efstod", 0x0c9, "f,H"),
1860 EFPOP1_2 ("efdtos", 0x0c6, "B,g"),
1861 EFPOP1_2 ("efmovs", 0x001, "f,g"),
1862 EFPOP1_2 ("efnegs", 0x005, "f,g"),
1863 EFPOP1_2 ("efabss", 0x009, "f,g"),
1864 EFPOP1_2 ("efsqrtd", 0x02a, "B,H"),
1865 EFPOP1_2 ("efsqrts", 0x029, "f,g"),
1866 EFPOP1_3 ("efaddd", 0x042, "v,B,H"),
1867 EFPOP1_3 ("efadds", 0x041, "e,f,g"),
1868 EFPOP1_3 ("efsubd", 0x046, "v,B,H"),
1869 EFPOP1_3 ("efsubs", 0x045, "e,f,g"),
1870 EFPOP1_3 ("efdivd", 0x04e, "v,B,H"),
1871 EFPOP1_3 ("efdivs", 0x04d, "e,f,g"),
1872 EFPOP1_3 ("efmuld", 0x04a, "v,B,H"),
1873 EFPOP1_3 ("efmuls", 0x049, "e,f,g"),
1874 EFPOP1_3 ("efsmuld", 0x069, "e,f,H"),
1875 EFPOP2_2 ("efcmpd", 0x052, "v,B"),
1876 EFPOP2_2 ("efcmped", 0x056, "v,B"),
1877 EFPOP2_2 ("efcmps", 0x051, "e,f"),
1878 EFPOP2_2 ("efcmpes", 0x055, "e,f"),
1884 /* These are marked F_ALIAS, so that they won't conflict with sparclite insns
1885 present. Otherwise, the F_ALIAS flag is ignored. */
1886 { "cpop1", F3(2, 0x36, 0), F3(~2, ~0x36, ~1), "[1+2],d", F_ALIAS
, 0, 0, v6notv9
},
1887 { "cpop2", F3(2, 0x37, 0), F3(~2, ~0x37, ~1), "[1+2],d", F_ALIAS
, 0, 0, v6notv9
},
1889 /* sparclet specific insns */
1891 COMMUTEOP ("umac", 0x3e, letandleon
),
1892 COMMUTEOP ("smac", 0x3f, letandleon
),
1894 COMMUTEOP ("umacd", 0x2e, sparclet
),
1895 COMMUTEOP ("smacd", 0x2f, sparclet
),
1896 COMMUTEOP ("umuld", 0x09, sparclet
),
1897 COMMUTEOP ("smuld", 0x0d, sparclet
),
1899 { "shuffle", F3(2, 0x2d, 0), F3(~2, ~0x2d, ~0)|ASI(~0), "1,2,d", 0, 0, 0, sparclet
},
1900 { "shuffle", F3(2, 0x2d, 1), F3(~2, ~0x2d, ~1), "1,i,d", 0, 0, 0, sparclet
},
1902 /* The manual isn't completely accurate on these insns. The `rs2' field is
1903 treated as being 6 bits to account for 6 bit immediates to cpush. It is
1904 assumed that it is intended that bit 5 is 0 when rs2 contains a reg. */
1906 { "crdcxt", F3(2, 0x36, 0)|SLCPOP(4), F3(~2, ~0x36, ~0)|SLCPOP(~4)|BIT5
|RS2(~0), "U,d", 0, 0, 0, sparclet
},
1907 { "cwrcxt", F3(2, 0x36, 0)|SLCPOP(3), F3(~2, ~0x36, ~0)|SLCPOP(~3)|BIT5
|RS2(~0), "1,u", 0, 0, 0, sparclet
},
1908 { "cpush", F3(2, 0x36, 0)|SLCPOP(0), F3(~2, ~0x36, ~0)|SLCPOP(~0)|BIT5
|RD(~0), "1,2", 0, 0, 0, sparclet
},
1909 { "cpush", F3(2, 0x36, 1)|SLCPOP(0), F3(~2, ~0x36, ~1)|SLCPOP(~0)|RD(~0), "1,Y", 0, 0, 0, sparclet
},
1910 { "cpusha", F3(2, 0x36, 0)|SLCPOP(1), F3(~2, ~0x36, ~0)|SLCPOP(~1)|BIT5
|RD(~0), "1,2", 0, 0, 0, sparclet
},
1911 { "cpusha", F3(2, 0x36, 1)|SLCPOP(1), F3(~2, ~0x36, ~1)|SLCPOP(~1)|RD(~0), "1,Y", 0, 0, 0, sparclet
},
1912 { "cpull", F3(2, 0x36, 0)|SLCPOP(2), F3(~2, ~0x36, ~0)|SLCPOP(~2)|BIT5
|RS1(~0)|RS2(~0), "d", 0, 0, 0, sparclet
},
1915 /* sparclet coprocessor branch insns */
1916 #define SLCBCC2(opcode, mask, lose) \
1917 { opcode, (mask), ANNUL|(lose), "l", F_DELAYED|F_CONDBR, 0, 0, sparclet }, \
1918 { opcode, (mask)|ANNUL, (lose), ",a l", F_DELAYED|F_CONDBR, 0, 0, sparclet }
1919 #define SLCBCC(opcode, mask) \
1920 SLCBCC2(opcode, F2(0, 7)|COND(mask), F2(~0, ~7)|COND(~(mask)))
1922 /* cbn,cba can't be defined here because they're defined elsewhere and GAS
1923 requires all mnemonics of the same name to be consecutive. */
1924 /*SLCBCC("cbn", 0), - already defined */
1932 /*SLCBCC("cba", 8), - already defined */
1935 SLCBCC("cbnef", 11),
1937 SLCBCC("cbner", 13),
1938 SLCBCC("cbnfr", 14),
1939 SLCBCC("cbnefr", 15),
1944 { "casa", F3(3, 0x3c, 0), F3(~3, ~0x3c, ~0), "[1]A,2,d", 0, 0, 0, v9andleon
},
1945 { "casa", F3(3, 0x3c, 1), F3(~3, ~0x3c, ~1), "[1]o,2,d", 0, 0, 0, v9andleon
},
1946 { "casxa", F3(3, 0x3e, 0), F3(~3, ~0x3e, ~0), "[1]A,2,d", 0, 0, 0, v9
},
1947 { "casxa", F3(3, 0x3e, 1), F3(~3, ~0x3e, ~1), "[1]o,2,d", 0, 0, 0, v9
},
1949 /* v9 synthetic insns */
1950 { "iprefetch", F2(0, 1)|(2<<20)|BPRED
, F2(~0, ~1)|(1<<20)|ANNUL
|COND(~0), "G", 0, 0, 0, v9
}, /* bn,a,pt %xcc,label */
1951 { "signx", F3(2, 0x27, 0), F3(~2, ~0x27, ~0)|(1<<12)|ASI(~0)|RS2_G0
, "1,d", F_ALIAS
, 0, 0, v9
}, /* sra rs1,%g0,rd */
1952 { "signx", F3(2, 0x27, 0), F3(~2, ~0x27, ~0)|(1<<12)|ASI(~0)|RS2_G0
, "r", F_ALIAS
, 0, 0, v9
}, /* sra rd,%g0,rd */
1953 { "clruw", F3(2, 0x26, 0), F3(~2, ~0x26, ~0)|(1<<12)|ASI(~0)|RS2_G0
, "1,d", F_ALIAS
, 0, 0, v9
}, /* srl rs1,%g0,rd */
1954 { "clruw", F3(2, 0x26, 0), F3(~2, ~0x26, ~0)|(1<<12)|ASI(~0)|RS2_G0
, "r", F_ALIAS
, 0, 0, v9
}, /* srl rd,%g0,rd */
1955 { "cas", F3(3, 0x3c, 0)|ASI(0x80), F3(~3, ~0x3c, ~0)|ASI(~0x80), "[1],2,d", F_ALIAS
, 0, 0, v9
}, /* casa [rs1]ASI_P,rs2,rd */
1956 { "casl", F3(3, 0x3c, 0)|ASI(0x88), F3(~3, ~0x3c, ~0)|ASI(~0x88), "[1],2,d", F_ALIAS
, 0, 0, v9
}, /* casa [rs1]ASI_P_L,rs2,rd */
1957 { "casx", F3(3, 0x3e, 0)|ASI(0x80), F3(~3, ~0x3e, ~0)|ASI(~0x80), "[1],2,d", F_ALIAS
, 0, 0, v9
}, /* casxa [rs1]ASI_P,rs2,rd */
1958 { "casxl", F3(3, 0x3e, 0)|ASI(0x88), F3(~3, ~0x3e, ~0)|ASI(~0x88), "[1],2,d", F_ALIAS
, 0, 0, v9
}, /* casxa [rs1]ASI_P_L,rs2,rd */
1960 /* Ultrasparc extensions */
1961 { "shutdown", F3F(2, 0x36, 0x080), F3F(~2, ~0x36, ~0x080)|RD_G0
|RS1_G0
|RS2_G0
, "", 0, HWCAP_VIS
, 0, v9a
},
1963 /* FIXME: Do we want to mark these as F_FLOAT, or something similar? */
1964 { "fpadd16", F3F(2, 0x36, 0x050), F3F(~2, ~0x36, ~0x050), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
1965 { "fpadd16s", F3F(2, 0x36, 0x051), F3F(~2, ~0x36, ~0x051), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
1966 { "fpadd32", F3F(2, 0x36, 0x052), F3F(~2, ~0x36, ~0x052), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
1967 { "fpadd32s", F3F(2, 0x36, 0x053), F3F(~2, ~0x36, ~0x053), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
1968 { "fpsub16", F3F(2, 0x36, 0x054), F3F(~2, ~0x36, ~0x054), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
1969 { "fpsub16s", F3F(2, 0x36, 0x055), F3F(~2, ~0x36, ~0x055), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
1970 { "fpsub32", F3F(2, 0x36, 0x056), F3F(~2, ~0x36, ~0x056), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
1971 { "fpsub32s", F3F(2, 0x36, 0x057), F3F(~2, ~0x36, ~0x057), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
1973 { "fpack32", F3F(2, 0x36, 0x03a), F3F(~2, ~0x36, ~0x03a), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
1974 { "fpack16", F3F(2, 0x36, 0x03b), F3F(~2, ~0x36, ~0x03b)|RS1_G0
, "B,g", 0, HWCAP_VIS
, 0, v9a
},
1975 { "fpackfix", F3F(2, 0x36, 0x03d), F3F(~2, ~0x36, ~0x03d)|RS1_G0
, "B,g", 0, HWCAP_VIS
, 0, v9a
},
1976 { "fexpand", F3F(2, 0x36, 0x04d), F3F(~2, ~0x36, ~0x04d)|RS1_G0
, "f,H", 0, HWCAP_VIS
, 0, v9a
},
1977 { "fpmerge", F3F(2, 0x36, 0x04b), F3F(~2, ~0x36, ~0x04b), "e,f,H", 0, HWCAP_VIS
, 0, v9a
},
1979 /* Note that the mixing of 32/64 bit regs is intentional. */
1980 { "fmul8x16", F3F(2, 0x36, 0x031), F3F(~2, ~0x36, ~0x031), "e,B,H", 0, HWCAP_VIS
, 0, v9a
},
1981 { "fmul8x16au", F3F(2, 0x36, 0x033), F3F(~2, ~0x36, ~0x033), "e,f,H", 0, HWCAP_VIS
, 0, v9a
},
1982 { "fmul8x16al", F3F(2, 0x36, 0x035), F3F(~2, ~0x36, ~0x035), "e,f,H", 0, HWCAP_VIS
, 0, v9a
},
1983 { "fmul8sux16", F3F(2, 0x36, 0x036), F3F(~2, ~0x36, ~0x036), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
1984 { "fmul8ulx16", F3F(2, 0x36, 0x037), F3F(~2, ~0x36, ~0x037), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
1985 { "fmuld8sux16", F3F(2, 0x36, 0x038), F3F(~2, ~0x36, ~0x038), "e,f,H", 0, HWCAP_VIS
, 0, v9a
},
1986 { "fmuld8ulx16", F3F(2, 0x36, 0x039), F3F(~2, ~0x36, ~0x039), "e,f,H", 0, HWCAP_VIS
, 0, v9a
},
1988 { "alignaddr", F3F(2, 0x36, 0x018), F3F(~2, ~0x36, ~0x018), "1,2,d", 0, HWCAP_VIS
, 0, v9a
},
1989 { "alignaddrl", F3F(2, 0x36, 0x01a), F3F(~2, ~0x36, ~0x01a), "1,2,d", 0, HWCAP_VIS
, 0, v9a
},
1990 { "faligndata", F3F(2, 0x36, 0x048), F3F(~2, ~0x36, ~0x048), "v,B,H", 0, HWCAP_VIS
, 0, v9a
}, /* faligndatag */
1991 { "faligndata", F3F(2, 0x36, 0x049), F3F(~2, ~0x36, ~0x049), "v,B,5,}", 0, 0, HWCAP2_SPARC5
, v9m
}, /* faligndatai */
1993 { "fzerod", F3F(2, 0x36, 0x060), F3F(~2, ~0x36, ~0x060), "H", 0, HWCAP_VIS
, 0, v9a
},
1994 { "fzero", F3F(2, 0x36, 0x060), F3F(~2, ~0x36, ~0x060), "H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
1995 { "fzeros", F3F(2, 0x36, 0x061), F3F(~2, ~0x36, ~0x061), "g", 0, HWCAP_VIS
, 0, v9a
},
1996 { "foned", F3F(2, 0x36, 0x07e), F3F(~2, ~0x36, ~0x07e), "H", 0, HWCAP_VIS
, 0, v9a
},
1997 { "fone", F3F(2, 0x36, 0x07e), F3F(~2, ~0x36, ~0x07e), "H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
1998 { "fones", F3F(2, 0x36, 0x07f), F3F(~2, ~0x36, ~0x07f), "g", 0, HWCAP_VIS
, 0, v9a
},
1999 { "fsrc1d", F3F(2, 0x36, 0x074), F3F(~2, ~0x36, ~0x074), "v,H", 0, HWCAP_VIS
, 0, v9a
},
2000 { "fsrc1", F3F(2, 0x36, 0x074), F3F(~2, ~0x36, ~0x074), "v,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2001 { "fsrc1s", F3F(2, 0x36, 0x075), F3F(~2, ~0x36, ~0x075), "e,g", 0, HWCAP_VIS
, 0, v9a
},
2002 { "fsrc2d", F3F(2, 0x36, 0x078), F3F(~2, ~0x36, ~0x078), "B,H", 0, HWCAP_VIS
, 0, v9a
},
2003 { "fsrc2", F3F(2, 0x36, 0x078), F3F(~2, ~0x36, ~0x078), "B,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2004 { "fsrc2s", F3F(2, 0x36, 0x079), F3F(~2, ~0x36, ~0x079), "f,g", 0, HWCAP_VIS
, 0, v9a
},
2005 { "fnot1d", F3F(2, 0x36, 0x06a), F3F(~2, ~0x36, ~0x06a), "v,H", 0, HWCAP_VIS
, 0, v9a
},
2006 { "fnot1", F3F(2, 0x36, 0x06a), F3F(~2, ~0x36, ~0x06a), "v,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2007 { "fnot1s", F3F(2, 0x36, 0x06b), F3F(~2, ~0x36, ~0x06b), "e,g", 0, HWCAP_VIS
, 0, v9a
},
2008 { "fnot2d", F3F(2, 0x36, 0x066), F3F(~2, ~0x36, ~0x066), "B,H", 0, HWCAP_VIS
, 0, v9a
},
2009 { "fnot2", F3F(2, 0x36, 0x066), F3F(~2, ~0x36, ~0x066), "B,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2010 { "fnot2s", F3F(2, 0x36, 0x067), F3F(~2, ~0x36, ~0x067), "f,g", 0, HWCAP_VIS
, 0, v9a
},
2011 { "ford", F3F(2, 0x36, 0x07c), F3F(~2, ~0x36, ~0x07c), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
2012 { "for", F3F(2, 0x36, 0x07c), F3F(~2, ~0x36, ~0x07c), "v,B,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2013 { "fors", F3F(2, 0x36, 0x07d), F3F(~2, ~0x36, ~0x07d), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
2014 { "fnord", F3F(2, 0x36, 0x062), F3F(~2, ~0x36, ~0x062), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
2015 { "fnor", F3F(2, 0x36, 0x062), F3F(~2, ~0x36, ~0x062), "v,B,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2016 { "fnors", F3F(2, 0x36, 0x063), F3F(~2, ~0x36, ~0x063), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
2017 { "fandd", F3F(2, 0x36, 0x070), F3F(~2, ~0x36, ~0x070), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
2018 { "fand", F3F(2, 0x36, 0x070), F3F(~2, ~0x36, ~0x070), "v,B,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2019 { "fands", F3F(2, 0x36, 0x071), F3F(~2, ~0x36, ~0x071), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
2020 { "fnandd", F3F(2, 0x36, 0x06e), F3F(~2, ~0x36, ~0x06e), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
2021 { "fnand", F3F(2, 0x36, 0x06e), F3F(~2, ~0x36, ~0x06e), "v,B,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2022 { "fnands", F3F(2, 0x36, 0x06f), F3F(~2, ~0x36, ~0x06f), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
2023 { "fxord", F3F(2, 0x36, 0x06c), F3F(~2, ~0x36, ~0x06c), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
2024 { "fxor", F3F(2, 0x36, 0x06c), F3F(~2, ~0x36, ~0x06c), "v,B,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2025 { "fxors", F3F(2, 0x36, 0x06d), F3F(~2, ~0x36, ~0x06d), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
2026 { "fxnord", F3F(2, 0x36, 0x072), F3F(~2, ~0x36, ~0x072), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
2027 { "fxnor", F3F(2, 0x36, 0x072), F3F(~2, ~0x36, ~0x072), "v,B,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2028 { "fxnors", F3F(2, 0x36, 0x073), F3F(~2, ~0x36, ~0x073), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
2029 { "fornot1d", F3F(2, 0x36, 0x07a), F3F(~2, ~0x36, ~0x07a), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
2030 { "fornot1", F3F(2, 0x36, 0x07a), F3F(~2, ~0x36, ~0x07a), "v,B,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2031 { "fornot1s", F3F(2, 0x36, 0x07b), F3F(~2, ~0x36, ~0x07b), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
2032 { "fornot2d", F3F(2, 0x36, 0x076), F3F(~2, ~0x36, ~0x076), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
2033 { "fornot2", F3F(2, 0x36, 0x076), F3F(~2, ~0x36, ~0x076), "v,B,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2034 { "fornot2s", F3F(2, 0x36, 0x077), F3F(~2, ~0x36, ~0x077), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
2035 { "fandnot1d", F3F(2, 0x36, 0x068), F3F(~2, ~0x36, ~0x068), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
2036 { "fandnot1", F3F(2, 0x36, 0x068), F3F(~2, ~0x36, ~0x068), "v,B,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2037 { "fandnot1s", F3F(2, 0x36, 0x069), F3F(~2, ~0x36, ~0x069), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
2038 { "fandnot2d", F3F(2, 0x36, 0x064), F3F(~2, ~0x36, ~0x064), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
2039 { "fandnot2", F3F(2, 0x36, 0x064), F3F(~2, ~0x36, ~0x064), "v,B,H", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2040 { "fandnot2s", F3F(2, 0x36, 0x065), F3F(~2, ~0x36, ~0x065), "e,f,g", 0, HWCAP_VIS
, 0, v9a
},
2042 { "fpcmpgt16", F3F(2, 0x36, 0x028), F3F(~2, ~0x36, ~0x028), "v,B,d", 0, HWCAP_VIS
, 0, v9a
},
2043 { "fcmpgt16", F3F(2, 0x36, 0x028), F3F(~2, ~0x36, ~0x028), "v,B,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2044 { "fpcmpgt32", F3F(2, 0x36, 0x02c), F3F(~2, ~0x36, ~0x02c), "v,B,d", 0, HWCAP_VIS
, 0, v9a
},
2045 { "fcmpgt32", F3F(2, 0x36, 0x02c), F3F(~2, ~0x36, ~0x02c), "v,B,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2046 { "fpcmple16", F3F(2, 0x36, 0x020), F3F(~2, ~0x36, ~0x020), "v,B,d", 0, HWCAP_VIS
, 0, v9a
},
2047 { "fcmple16", F3F(2, 0x36, 0x020), F3F(~2, ~0x36, ~0x020), "v,B,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2048 { "fpcmple32", F3F(2, 0x36, 0x024), F3F(~2, ~0x36, ~0x024), "v,B,d", 0, HWCAP_VIS
, 0, v9a
},
2049 { "fcmple32", F3F(2, 0x36, 0x024), F3F(~2, ~0x36, ~0x024), "v,B,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2050 { "fpcmpne16", F3F(2, 0x36, 0x022), F3F(~2, ~0x36, ~0x022), "v,B,d", 0, HWCAP_VIS
, 0, v9a
},
2051 { "fpcmpune16", F3F(2, 0x36, 0x022), F3F(~2, ~0x36, ~0x022), "v,B,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2052 { "fcmpne16", F3F(2, 0x36, 0x022), F3F(~2, ~0x36, ~0x022), "v,B,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2053 { "fpcmpne32", F3F(2, 0x36, 0x026), F3F(~2, ~0x36, ~0x026), "v,B,d", 0, HWCAP_VIS
, 0, v9a
},
2054 { "fpcmpune32", F3F(2, 0x36, 0x026), F3F(~2, ~0x36, ~0x026), "v,B,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2055 { "fcmpne32", F3F(2, 0x36, 0x026), F3F(~2, ~0x36, ~0x026), "v,B,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2056 { "fpcmpeq16", F3F(2, 0x36, 0x02a), F3F(~2, ~0x36, ~0x02a), "v,B,d", 0, HWCAP_VIS
, 0, v9a
},
2057 { "fpcmpueq16", F3F(2, 0x36, 0x02a), F3F(~2, ~0x36, ~0x02a), "v,B,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2058 { "fcmpeq16", F3F(2, 0x36, 0x02a), F3F(~2, ~0x36, ~0x02a), "v,B,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2059 { "fpcmpeq32", F3F(2, 0x36, 0x02e), F3F(~2, ~0x36, ~0x02e), "v,B,d", 0, HWCAP_VIS
, 0, v9a
},
2060 { "fpcmpueq32", F3F(2, 0x36, 0x02e), F3F(~2, ~0x36, ~0x02e), "v,B,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2061 { "fcmpeq32", F3F(2, 0x36, 0x02e), F3F(~2, ~0x36, ~0x02e), "v,B,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2063 { "edge8cc", F3F(2, 0x36, 0x000), F3F(~2, ~0x36, ~0x000), "1,2,d", 0, HWCAP_VIS
, 0, v9a
},
2064 { "edge8lcc", F3F(2, 0x36, 0x002), F3F(~2, ~0x36, ~0x002), "1,2,d", 0, HWCAP_VIS
, 0, v9a
},
2065 { "edge16cc", F3F(2, 0x36, 0x004), F3F(~2, ~0x36, ~0x004), "1,2,d", 0, HWCAP_VIS
, 0, v9a
},
2066 { "edge16lcc", F3F(2, 0x36, 0x006), F3F(~2, ~0x36, ~0x006), "1,2,d", 0, HWCAP_VIS
, 0, v9a
},
2067 { "edge32cc", F3F(2, 0x36, 0x008), F3F(~2, ~0x36, ~0x008), "1,2,d", 0, HWCAP_VIS
, 0, v9a
},
2068 { "edge32lcc", F3F(2, 0x36, 0x00a), F3F(~2, ~0x36, ~0x00a), "1,2,d", 0, HWCAP_VIS
, 0, v9a
},
2070 { "edge8", F3F(2, 0x36, 0x000), F3F(~2, ~0x36, ~0x000), "1,2,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2071 { "edge8l", F3F(2, 0x36, 0x002), F3F(~2, ~0x36, ~0x002), "1,2,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2072 { "edge16", F3F(2, 0x36, 0x004), F3F(~2, ~0x36, ~0x004), "1,2,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2073 { "edge16l", F3F(2, 0x36, 0x006), F3F(~2, ~0x36, ~0x006), "1,2,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2074 { "edge32", F3F(2, 0x36, 0x008), F3F(~2, ~0x36, ~0x008), "1,2,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2075 { "edge32l", F3F(2, 0x36, 0x00a), F3F(~2, ~0x36, ~0x00a), "1,2,d", F_ALIAS
, HWCAP_VIS
, 0, v9a
},
2077 { "pdist", F3F(2, 0x36, 0x03e), F3F(~2, ~0x36, ~0x03e), "v,B,H", 0, HWCAP_VIS
, 0, v9a
},
2079 { "array8", F3F(2, 0x36, 0x010), F3F(~2, ~0x36, ~0x010), "1,2,d", 0, HWCAP_VIS
, 0, v9a
},
2080 { "array16", F3F(2, 0x36, 0x012), F3F(~2, ~0x36, ~0x012), "1,2,d", 0, HWCAP_VIS
, 0, v9a
},
2081 { "array32", F3F(2, 0x36, 0x014), F3F(~2, ~0x36, ~0x014), "1,2,d", 0, HWCAP_VIS
, 0, v9a
},
2083 /* Cheetah instructions */
2084 { "edge8n", F3F(2, 0x36, 0x001), F3F(~2, ~0x36, ~0x001), "1,2,d", 0, HWCAP_VIS2
, 0, v9b
},
2085 { "edge8ln", F3F(2, 0x36, 0x003), F3F(~2, ~0x36, ~0x003), "1,2,d", 0, HWCAP_VIS2
, 0, v9b
},
2086 { "edge16n", F3F(2, 0x36, 0x005), F3F(~2, ~0x36, ~0x005), "1,2,d", 0, HWCAP_VIS2
, 0, v9b
},
2087 { "edge16ln", F3F(2, 0x36, 0x007), F3F(~2, ~0x36, ~0x007), "1,2,d", 0, HWCAP_VIS2
, 0, v9b
},
2088 { "edge32n", F3F(2, 0x36, 0x009), F3F(~2, ~0x36, ~0x009), "1,2,d", 0, HWCAP_VIS2
, 0, v9b
},
2089 { "edge32ln", F3F(2, 0x36, 0x00b), F3F(~2, ~0x36, ~0x00b), "1,2,d", 0, HWCAP_VIS2
, 0, v9b
},
2091 { "bmask", F3F(2, 0x36, 0x019), F3F(~2, ~0x36, ~0x019), "1,2,d", 0, HWCAP_VIS2
, 0, v9b
},
2092 { "bshuffle", F3F(2, 0x36, 0x04c), F3F(~2, ~0x36, ~0x04c), "v,B,H", 0, HWCAP_VIS2
, 0, v9b
},
2094 { "siam", F3F(2, 0x36, 0x081), F3F(~2, ~0x36, ~0x081)|RD_G0
|RS1_G0
|RS2(~7), "3", 0, HWCAP_VIS2
, 0, v9b
},
2096 { "fnadds", F3F(2, 0x34, 0x051), F3F(~2, ~0x34, ~0x051), "e,f,g", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2097 { "fnaddd", F3F(2, 0x34, 0x052), F3F(~2, ~0x34, ~0x052), "v,B,H", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2098 { "fnmuls", F3F(2, 0x34, 0x059), F3F(~2, ~0x34, ~0x059), "e,f,g", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2099 { "fnmuld", F3F(2, 0x34, 0x05a), F3F(~2, ~0x34, ~0x05a), "v,B,H", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2100 { "fhadds", F3F(2, 0x34, 0x061), F3F(~2, ~0x34, ~0x061), "e,f,g", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2101 { "fhaddd", F3F(2, 0x34, 0x062), F3F(~2, ~0x34, ~0x062), "v,B,H", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2102 { "fhsubs", F3F(2, 0x34, 0x065), F3F(~2, ~0x34, ~0x065), "e,f,g", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2103 { "fhsubd", F3F(2, 0x34, 0x066), F3F(~2, ~0x34, ~0x066), "v,B,H", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2104 { "fnhadds", F3F(2, 0x34, 0x071), F3F(~2, ~0x34, ~0x071), "e,f,g", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2105 { "fnhaddd", F3F(2, 0x34, 0x072), F3F(~2, ~0x34, ~0x072), "v,B,H", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2106 { "fnsmuld", F3F(2, 0x34, 0x079), F3F(~2, ~0x34, ~0x079), "e,f,H", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2107 { "fpmaddx", F3(2, 0x37, 0)|OPF_LOW4(0), F3(~2, ~0x37, 0)|OPF_LOW4(~0), "v,B,5,H", F_FLOAT
, HWCAP_IMA
, 0, v9v
},
2108 { "fmadds", F3(2, 0x37, 0)|OPF_LOW4(1), F3(~2, ~0x37, 0)|OPF_LOW4(~1), "e,f,4,g", F_FLOAT
, HWCAP_FMAF
, 0, v9d
},
2109 { "fmaddd", F3(2, 0x37, 0)|OPF_LOW4(2), F3(~2, ~0x37, 0)|OPF_LOW4(~2), "v,B,5,H", F_FLOAT
, HWCAP_FMAF
, 0, v9d
},
2110 { "fpmaddxhi", F3(2, 0x37, 0)|OPF_LOW4(4), F3(~2, ~0x37, 0)|OPF_LOW4(~4), "v,B,5,H", F_FLOAT
, HWCAP_IMA
, 0, v9v
},
2111 { "fmsubs", F3(2, 0x37, 0)|OPF_LOW4(5), F3(~2, ~0x37, 0)|OPF_LOW4(~5), "e,f,4,g", F_FLOAT
, HWCAP_FMAF
, 0, v9d
},
2112 { "fmsubd", F3(2, 0x37, 0)|OPF_LOW4(6), F3(~2, ~0x37, 0)|OPF_LOW4(~6), "v,B,5,H", F_FLOAT
, HWCAP_FMAF
, 0, v9d
},
2113 { "fnmsubs", F3(2, 0x37, 0)|OPF_LOW4(9), F3(~2, ~0x37, 0)|OPF_LOW4(~9), "e,f,4,g", F_FLOAT
, HWCAP_FMAF
, 0, v9d
},
2114 { "fnmsubd", F3(2, 0x37, 0)|OPF_LOW4(10), F3(~2, ~0x37, 0)|OPF_LOW4(~10), "v,B,5,H", F_FLOAT
, HWCAP_FMAF
, 0, v9d
},
2115 { "fnmadds", F3(2, 0x37, 0)|OPF_LOW4(13), F3(~2, ~0x37, 0)|OPF_LOW4(~13), "e,f,4,g", F_FLOAT
, HWCAP_FMAF
, 0, v9d
},
2116 { "fnmaddd", F3(2, 0x37, 0)|OPF_LOW4(14), F3(~2, ~0x37, 0)|OPF_LOW4(~14), "v,B,5,H", F_FLOAT
, HWCAP_FMAF
, 0, v9d
},
2117 { "fumadds", F3(2, 0x3f, 0)|OPF_LOW4(1), F3(~2, ~0x3f, 0)|OPF_LOW4(~1), "e,f,4,g", F_FLOAT
, HWCAP_FJFMAU
, 0, v9v
},
2118 { "fumaddd", F3(2, 0x3f, 0)|OPF_LOW4(2), F3(~2, ~0x3f, 0)|OPF_LOW4(~2), "v,B,5,H", F_FLOAT
, HWCAP_FJFMAU
, 0, v9v
},
2119 { "fumsubs", F3(2, 0x3f, 0)|OPF_LOW4(5), F3(~2, ~0x3f, 0)|OPF_LOW4(~5), "e,f,4,g", F_FLOAT
, HWCAP_FJFMAU
, 0, v9v
},
2120 { "fumsubd", F3(2, 0x3f, 0)|OPF_LOW4(6), F3(~2, ~0x3f, 0)|OPF_LOW4(~6), "v,B,5,H", F_FLOAT
, HWCAP_FJFMAU
, 0, v9v
},
2121 { "fnumsubs", F3(2, 0x3f, 0)|OPF_LOW4(9), F3(~2, ~0x3f, 0)|OPF_LOW4(~9), "e,f,4,g", F_FLOAT
, HWCAP_FJFMAU
, 0, v9v
},
2122 { "fnumsubd", F3(2, 0x3f, 0)|OPF_LOW4(10), F3(~2, ~0x3f, 0)|OPF_LOW4(~10), "v,B,5,H", F_FLOAT
, HWCAP_FJFMAU
, 0, v9v
},
2123 { "fnumadds", F3(2, 0x3f, 0)|OPF_LOW4(13), F3(~2, ~0x3f, 0)|OPF_LOW4(~13), "e,f,4,g", F_FLOAT
, HWCAP_FJFMAU
, 0, v9v
},
2124 { "fnumaddd", F3(2, 0x3f, 0)|OPF_LOW4(14), F3(~2, ~0x3f, 0)|OPF_LOW4(~14), "v,B,5,H", F_FLOAT
, HWCAP_FJFMAU
, 0, v9v
},
2125 { "addxc", F3F(2, 0x36, 0x011), F3F(~2, ~0x36, ~0x011), "1,2,d", 0, HWCAP_VIS3
, 0, v9d
},
2126 { "addxccc", F3F(2, 0x36, 0x013), F3F(~2, ~0x36, ~0x013), "1,2,d", 0, HWCAP_VIS3
, 0, v9d
},
2127 { "umulxhi", F3F(2, 0x36, 0x016), F3F(~2, ~0x36, ~0x016), "1,2,d", 0, HWCAP_VIS3
, 0, v9d
},
2128 { "lzcnt", F3F(2, 0x36, 0x017), F3F(~2, ~0x36, ~0x017), "2,d", 0, HWCAP_VIS3
, 0, v9d
},
2129 { "lzd", F3F(2, 0x36, 0x017), F3F(~2, ~0x36, ~0x017), "2,d", F_ALIAS
, HWCAP_VIS3
, 0, v9d
},
2130 { "cmask8", F3F(2, 0x36, 0x01b), F3F(~2, ~0x36, ~0x01b), "2", 0, HWCAP_VIS3
, 0, v9d
},
2131 { "cmask16", F3F(2, 0x36, 0x01d), F3F(~2, ~0x36, ~0x01d), "2", 0, HWCAP_VIS3
, 0, v9d
},
2132 { "cmask32", F3F(2, 0x36, 0x01f), F3F(~2, ~0x36, ~0x01f), "2", 0, HWCAP_VIS3
, 0, v9d
},
2133 { "fsll16", F3F(2, 0x36, 0x021), F3F(~2, ~0x36, ~0x021), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2134 { "fsrl16", F3F(2, 0x36, 0x023), F3F(~2, ~0x36, ~0x023), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2135 { "fsll32", F3F(2, 0x36, 0x025), F3F(~2, ~0x36, ~0x025), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2136 { "fsrl32", F3F(2, 0x36, 0x027), F3F(~2, ~0x36, ~0x027), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2137 { "fslas16", F3F(2, 0x36, 0x029), F3F(~2, ~0x36, ~0x029), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2138 { "fsra16", F3F(2, 0x36, 0x02b), F3F(~2, ~0x36, ~0x02b), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2139 { "fslas32", F3F(2, 0x36, 0x02d), F3F(~2, ~0x36, ~0x02d), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2140 { "fsra32", F3F(2, 0x36, 0x02f), F3F(~2, ~0x36, ~0x02f), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2141 { "pdistn", F3F(2, 0x36, 0x03f), F3F(~2, ~0x36, ~0x03f), "v,B,d", 0, HWCAP_VIS3
, 0, v9d
},
2142 { "fmean16", F3F(2, 0x36, 0x040), F3F(~2, ~0x36, ~0x040), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2143 { "fpadd64", F3F(2, 0x36, 0x042), F3F(~2, ~0x36, ~0x042), "v,B,H", 0, HWCAP_VIS3
, HWCAP2_VIS3B
, v9d
},
2144 { "fchksm16", F3F(2, 0x36, 0x044), F3F(~2, ~0x36, ~0x044), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2145 { "fpsub64", F3F(2, 0x36, 0x046), F3F(~2, ~0x36, ~0x046), "v,B,H", 0, HWCAP_VIS3
, HWCAP2_VIS3B
, v9d
},
2146 { "fpadds16", F3F(2, 0x36, 0x058), F3F(~2, ~0x36, ~0x058), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2147 { "fpadds16s", F3F(2, 0x36, 0x059), F3F(~2, ~0x36, ~0x059), "e,f,g", 0, HWCAP_VIS3
, 0, v9d
},
2148 { "fpadds32", F3F(2, 0x36, 0x05a), F3F(~2, ~0x36, ~0x05a), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2149 { "fpadds32s", F3F(2, 0x36, 0x05b), F3F(~2, ~0x36, ~0x05b), "e,f,g", 0, HWCAP_VIS3
, 0, v9d
},
2150 { "fpsubs16", F3F(2, 0x36, 0x05c), F3F(~2, ~0x36, ~0x05c), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2151 { "fpsubs16s", F3F(2, 0x36, 0x05d), F3F(~2, ~0x36, ~0x05d), "e,f,g", 0, HWCAP_VIS3
, 0, v9d
},
2152 { "fpsubs32", F3F(2, 0x36, 0x05e), F3F(~2, ~0x36, ~0x05e), "v,B,H", 0, HWCAP_VIS3
, 0, v9d
},
2153 { "fpsubs32s", F3F(2, 0x36, 0x05f), F3F(~2, ~0x36, ~0x05f), "e,f,g", 0, HWCAP_VIS3
, 0, v9d
},
2154 { "movdtox", F3F(2, 0x36, 0x110), F3F(~2, ~0x36, ~0x110), "B,d", F_FLOAT
, HWCAP_VIS3
, 0, v9d
},
2155 { "movstouw", F3F(2, 0x36, 0x111), F3F(~2, ~0x36, ~0x111), "f,d", F_FLOAT
, HWCAP_VIS3
, 0, v9d
},
2156 { "movstosw", F3F(2, 0x36, 0x113), F3F(~2, ~0x36, ~0x113), "f,d", F_FLOAT
, HWCAP_VIS3
, 0, v9d
},
2157 { "movxtod", F3F(2, 0x36, 0x118), F3F(~2, ~0x36, ~0x118), "2,H", F_FLOAT
, HWCAP_VIS3
, 0, v9d
},
2158 { "movwtos", F3F(2, 0x36, 0x119), F3F(~2, ~0x36, ~0x119), "2,g", F_FLOAT
, HWCAP_VIS3
, 0, v9d
},
2159 { "xmulx", F3F(2, 0x36, 0x115), F3F(~2, ~0x36, ~0x115), "1,2,d", 0, HWCAP_VIS3
, 0, v9d
},
2160 { "xmulxhi", F3F(2, 0x36, 0x116), F3F(~2, ~0x36, ~0x116), "1,2,d", 0, HWCAP_VIS3
, 0, v9d
},
2161 { "fpcmpule8", F3F(2, 0x36, 0x120), F3F(~2, ~0x36, ~0x120), "v,B,d", 0, HWCAP_VIS3
, HWCAP2_VIS3B
, v9d
},
2162 { "fucmple8", F3F(2, 0x36, 0x120), F3F(~2, ~0x36, ~0x120), "v,B,d", F_ALIAS
, HWCAP_VIS3
, 0, v9d
},
2163 { "fpcmpune8", F3F(2, 0x36, 0x122), F3F(~2, ~0x36, ~0x122), "v,B,d", 0, HWCAP_VIS3
, HWCAP2_VIS3B
, v9d
},
2164 { "fpcmpne8", F3F(2, 0x36, 0x122), F3F(~2, ~0x36, ~0x122), "v,B,d", F_PREF_ALIAS
, HWCAP_VIS3
, 0, v9d
},
2165 { "fucmpne8", F3F(2, 0x36, 0x122), F3F(~2, ~0x36, ~0x122), "v,B,d", F_ALIAS
, HWCAP_VIS3
, 0, v9d
},
2166 { "fpcmpugt8", F3F(2, 0x36, 0x128), F3F(~2, ~0x36, ~0x128), "v,B,d", 0, HWCAP_VIS3
, HWCAP2_VIS3B
, v9d
},
2167 { "fucmpgt8", F3F(2, 0x36, 0x128), F3F(~2, ~0x36, ~0x128), "v,B,d", F_ALIAS
, HWCAP_VIS3
, 0, v9d
},
2168 { "fpcmpueq8", F3F(2, 0x36, 0x12a), F3F(~2, ~0x36, ~0x12a), "v,B,d", 0, HWCAP_VIS3
, HWCAP2_VIS3B
, v9d
},
2169 { "fpcmpeq8", F3F(2, 0x36, 0x12a), F3F(~2, ~0x36, ~0x12a), "v,B,d", F_PREF_ALIAS
, HWCAP_VIS3
, 0, v9d
},
2170 { "fucmpeq8", F3F(2, 0x36, 0x12a), F3F(~2, ~0x36, ~0x12a), "v,B,d", F_ALIAS
, HWCAP_VIS3
, 0, v9d
},
2171 {"aes_kexpand0",F3F(2, 0x36, 0x130), F3F(~2, ~0x36, ~0x130), "v,B,H", F_FLOAT
, HWCAP_AES
, 0, v9e
},
2172 {"aes_kexpand2",F3F(2, 0x36, 0x131), F3F(~2, ~0x36, ~0x131), "v,B,H", F_FLOAT
, HWCAP_AES
, 0, v9e
},
2173 { "des_ip", F3F(2, 0x36, 0x134), F3F(~2, ~0x36, ~0x134), "v,H", F_FLOAT
, HWCAP_DES
, 0, v9e
},
2174 { "des_iip", F3F(2, 0x36, 0x135), F3F(~2, ~0x36, ~0x135), "v,H", F_FLOAT
, HWCAP_DES
, 0, v9e
},
2175 { "des_kexpand",F3F(2, 0x36, 0x136), F3F(~2, ~0x36, ~0x136), "v,X,H", F_FLOAT
, HWCAP_DES
, 0, v9e
},
2176 {"kasumi_fi_fi",F3F(2, 0x36, 0x138), F3F(~2, ~0x36, ~0x138), "v,B,H", F_FLOAT
, HWCAP_KASUMI
, 0, v9e
},
2177 { "camellia_fl",F3F(2, 0x36, 0x13c), F3F(~2, ~0x36, ~0x13c), "v,B,H", F_FLOAT
, HWCAP_CAMELLIA
, 0, v9e
},
2178 {"camellia_fli",F3F(2, 0x36, 0x13d), F3F(~2, ~0x36, ~0x13d), "v,B,H", F_FLOAT
, HWCAP_CAMELLIA
, 0, v9e
},
2179 { "md5", F3F(2, 0x36, 0x140), F3F(~2, ~0x36, ~0x140), "", F_FLOAT
, HWCAP_MD5
, 0, v9e
},
2180 { "sha1", F3F(2, 0x36, 0x141), F3F(~2, ~0x36, ~0x141), "", F_FLOAT
, HWCAP_SHA1
, 0, v9e
},
2181 { "sha256", F3F(2, 0x36, 0x142), F3F(~2, ~0x36, ~0x142), "", F_FLOAT
, HWCAP_SHA256
, 0, v9e
},
2182 { "sha512", F3F(2, 0x36, 0x143), F3F(~2, ~0x36, ~0x143), "", F_FLOAT
, HWCAP_SHA512
, 0, v9e
},
2183 { "crc32c", F3F(2, 0x36, 0x147), F3F(~2, ~0x36, ~0x147), "v,B,H", F_FLOAT
, HWCAP_CRC32C
, 0, v9e
},
2184 { "xmpmul", F3F(2, 0x36, 0x148)|RD(1), F3F(~2, ~0x36, ~0x148)|RD(~1), "X", F_FLOAT
, 0, HWCAP2_XMPMUL
, v9m
},
2185 { "mpmul", F3F(2, 0x36, 0x148), F3F(~2, ~0x36, ~0x148), "X", F_FLOAT
, HWCAP_MPMUL
, 0, v9e
},
2186 { "xmontmul", F3F(2, 0x36, 0x149)|RD(1), F3F(~2, ~0x36, ~0x149)|RD(~1), "X", F_FLOAT
, 0, HWCAP2_XMONT
, v9m
},
2187 { "montmul", F3F(2, 0x36, 0x149), F3F(~2, ~0x36, ~0x149), "X", F_FLOAT
, HWCAP_MONT
, 0, v9e
},
2188 { "xmontsqr", F3F(2, 0x36, 0x14a)|RD(1), F3F(~2, ~0x36, ~0x14a)|RD(~1), "X", F_FLOAT
, 0, HWCAP2_XMONT
, v9m
},
2189 { "montsqr", F3F(2, 0x36, 0x14a), F3F(~2, ~0x36, ~0x14a), "X", F_FLOAT
, HWCAP_MONT
, 0, v9e
},
2190 {"aes_eround01", F3F4(2, 0x19, 0), F3F4(~2, ~0x19, ~0), "v,B,5,H", F_FLOAT
, HWCAP_AES
, 0, v9e
},
2191 {"aes_eround23", F3F4(2, 0x19, 1), F3F4(~2, ~0x19, ~1), "v,B,5,H", F_FLOAT
, HWCAP_AES
, 0, v9e
},
2192 {"aes_dround01", F3F4(2, 0x19, 2), F3F4(~2, ~0x19, ~2), "v,B,5,H", F_FLOAT
, HWCAP_AES
, 0, v9e
},
2193 {"aes_dround23", F3F4(2, 0x19, 3), F3F4(~2, ~0x19, ~3), "v,B,5,H", F_FLOAT
, HWCAP_AES
, 0, v9e
},
2194 {"aes_eround01_l",F3F4(2, 0x19, 4), F3F4(~2, ~0x19, ~4), "v,B,5,H", F_FLOAT
, HWCAP_AES
, 0, v9e
},
2195 {"aes_eround23_l",F3F4(2, 0x19, 5), F3F4(~2, ~0x19, ~5), "v,B,5,H", F_FLOAT
, HWCAP_AES
, 0, v9e
},
2196 {"aes_dround01_l",F3F4(2, 0x19, 6), F3F4(~2, ~0x19, ~6), "v,B,5,H", F_FLOAT
, HWCAP_AES
, 0, v9e
},
2197 {"aes_dround23_l",F3F4(2, 0x19, 7), F3F4(~2, ~0x19, ~7), "v,B,5,H", F_FLOAT
, HWCAP_AES
, 0, v9e
},
2198 {"aes_kexpand1", F3F4(2, 0x19, 8), F3F4(~2, ~0x19, ~8), "v,B,),H", F_FLOAT
, HWCAP_AES
, 0, v9e
},
2199 {"des_round", F3F4(2, 0x19, 9), F3F4(~2, ~0x19, ~9), "v,B,5,H", F_FLOAT
, HWCAP_DES
, 0, v9e
},
2200 {"kasumi_fl_xor", F3F4(2, 0x19, 10), F3F4(~2, ~0x19, ~10), "v,B,5,H", F_FLOAT
, HWCAP_KASUMI
, 0, v9e
},
2201 {"kasumi_fi_xor", F3F4(2, 0x19, 11), F3F4(~2, ~0x19, ~11), "v,B,5,H", F_FLOAT
, HWCAP_KASUMI
, 0, v9e
},
2202 {"camellia_f", F3F4(2, 0x19, 12), F3F4(~2, ~0x19, ~12), "v,B,5,H", F_FLOAT
, HWCAP_CAMELLIA
, 0, v9e
},
2203 { "flcmps", CMPFCC(0)|F3F(2, 0x36, 0x151), CMPFCC(~0)|F3F(~2, ~0x36, ~0x151), "6,e,f", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2204 { "flcmps", CMPFCC(1)|F3F(2, 0x36, 0x151), CMPFCC(~1)|F3F(~2, ~0x36, ~0x151), "7,e,f", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2205 { "flcmps", CMPFCC(2)|F3F(2, 0x36, 0x151), CMPFCC(~2)|F3F(~2, ~0x36, ~0x151), "8,e,f", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2206 { "flcmps", CMPFCC(3)|F3F(2, 0x36, 0x151), CMPFCC(~3)|F3F(~2, ~0x36, ~0x151), "9,e,f", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2207 { "flcmpd", CMPFCC(0)|F3F(2, 0x36, 0x152), CMPFCC(~0)|F3F(~2, ~0x36, ~0x152), "6,v,B", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2208 { "flcmpd", CMPFCC(1)|F3F(2, 0x36, 0x152), CMPFCC(~1)|F3F(~2, ~0x36, ~0x152), "7,v,B", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2209 { "flcmpd", CMPFCC(2)|F3F(2, 0x36, 0x152), CMPFCC(~2)|F3F(~2, ~0x36, ~0x152), "8,v,B", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2210 { "flcmpd", CMPFCC(3)|F3F(2, 0x36, 0x152), CMPFCC(~3)|F3F(~2, ~0x36, ~0x152), "9,v,B", F_FLOAT
, HWCAP_HPC
, 0, v9d
},
2212 { "mwait", F3(2, 0x30, 0)|RD(28), F3(~2, ~0x30, ~0)|RD(~28)|RS1_G0
|ASI(~0), "2", 0, 0, HWCAP2_MWAIT
, v9m
}, /* mwait r */
2213 { "mwait", F3(2, 0x30, 1)|RD(28), F3(~2, ~0x30, ~1)|RD(~28)|RS1_G0
, "i", 0, 0, HWCAP2_MWAIT
, v9m
}, /* mwait imm */
2215 /* Other SPARC5 and VIS4.0 instructions. */
2217 { "subxc", F3(2, 0x36, 0)|OPF(0x41), F3(~2, ~0x36, ~0)|OPF(~0x41), "1,2,d", 0, 0, HWCAP2_SPARC5
, v9m
},
2218 { "subxccc", F3(2, 0x36, 0)|OPF(0x43), F3(~2, ~0x36, ~0)|OPF(~0x43), "1,2,d", 0, 0, HWCAP2_SPARC5
, v9m
},
2220 { "fpadd8", F3F(2, 0x36, 0x124), F3F(~2, ~0x36, ~0x124), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2221 { "fpadds8", F3F(2, 0x36, 0x126), F3F(~2, ~0x36, ~0x126), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2222 { "fpaddus8", F3F(2, 0x36, 0x127), F3F(~2, ~0x36, ~0x127), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2223 { "fpaddus16", F3F(2, 0x36, 0x123), F3F(~2, ~0x36, ~0x123), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2224 { "fpcmple8", F3F(2, 0x36, 0x034), F3F(~2, ~0x36, ~0x034), "v,B,d", 0, 0, HWCAP2_SPARC5
, v9m
},
2225 { "fpcmpgt8", F3F(2, 0x36, 0x03c), F3F(~2, ~0x36, ~0x03c), "v,B,d", 0, 0, HWCAP2_SPARC5
, v9m
},
2226 { "fpcmpule16", F3F(2, 0x36, 0x12e), F3F(~2, ~0x36, ~0x12e), "v,B,d", 0, 0, HWCAP2_SPARC5
, v9m
},
2227 { "fpcmpugt16", F3F(2, 0x36, 0x12b), F3F(~2, ~0x36, ~0x12b), "v,B,d", 0, 0, HWCAP2_SPARC5
, v9m
},
2228 { "fpcmpule32", F3F(2, 0x36, 0x12f), F3F(~2, ~0x36, ~0x12f), "v,B,d", 0, 0, HWCAP2_SPARC5
, v9m
},
2229 { "fpcmpugt32", F3F(2, 0x36, 0x12c), F3F(~2, ~0x36, ~0x12c), "v,B,d", 0, 0, HWCAP2_SPARC5
, v9m
},
2230 { "fpmax8", F3F(2, 0x36, 0x11d), F3F(~2, ~0x36, ~0x11d), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2231 { "fpmax16", F3F(2, 0x36, 0x11e), F3F(~2, ~0x36, ~0x11e), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2232 { "fpmax32", F3F(2, 0x36, 0x11f), F3F(~2, ~0x36, ~0x11f), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2233 { "fpmaxu8", F3F(2, 0x36, 0x15d), F3F(~2, ~0x36, ~0x15d), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2234 { "fpmaxu16", F3F(2, 0x36, 0x15e), F3F(~2, ~0x36, ~0x15e), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2235 { "fpmaxu32", F3F(2, 0x36, 0x15f), F3F(~2, ~0x36, ~0x15f), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2236 { "fpmin8", F3F(2, 0x36, 0x11a), F3F(~2, ~0x36, ~0x11a), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2237 { "fpmin16", F3F(2, 0x36, 0x11b), F3F(~2, ~0x36, ~0x11b), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2238 { "fpmin32", F3F(2, 0x36, 0x11c), F3F(~2, ~0x36, ~0x11c), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2239 { "fpminu8", F3F(2, 0x36, 0x15a), F3F(~2, ~0x36, ~0x15a), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2240 { "fpminu16", F3F(2, 0x36, 0x15b), F3F(~2, ~0x36, ~0x15b), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2241 { "fpminu32", F3F(2, 0x36, 0x15c), F3F(~2, ~0x36, ~0x15c), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2242 { "fpsub8", F3F(2, 0x36, 0x154), F3F(~2, ~0x36, ~0x154), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2243 { "fpsubs8", F3F(2, 0x36, 0x156), F3F(~2, ~0x36, ~0x156), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2244 { "fpsubus8", F3F(2, 0x36, 0x157), F3F(~2, ~0x36, ~0x157), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2245 { "fpsubus16", F3F(2, 0x36, 0x153), F3F(~2, ~0x36, ~0x153), "v,B,H", 0, 0, HWCAP2_SPARC5
, v9m
},
2247 /* More v9 specific insns, these need to come last so they do not clash
2248 with v9a instructions such as "edge8" which looks like impdep1. */
2250 #define IMPDEP(name, code) \
2251 { name, F3(2, code, 0), F3(~2, ~code, ~0)|ASI(~0), "1,2,d", 0, 0, 0, v9notv9a }, \
2252 { name, F3(2, code, 1), F3(~2, ~code, ~1), "1,i,d", 0, 0, 0, v9notv9a }, \
2253 { name, F3(2, code, 0), F3(~2, ~code, ~0), "x,1,2,d", 0, 0, 0, v9notv9a }, \
2254 { name, F3(2, code, 0), F3(~2, ~code, ~0), "x,e,f,g", 0, 0, 0, v9notv9a }
2256 IMPDEP ("impdep1", 0x36),
2257 IMPDEP ("impdep2", 0x37),
2263 const int sparc_num_opcodes
= ((sizeof sparc_opcodes
)/(sizeof sparc_opcodes
[0]));
2267 static sparc_asi asi_table
[] =
2269 /* These are in the v9 architecture manual. */
2270 /* The shorter versions appear first, they're here because Sun's as has them.
2271 Sun's as uses #ASI_P_L instead of #ASI_PL (which appears in the
2272 UltraSPARC architecture manual). */
2273 { 0x04, "#ASI_N", v9
},
2274 { 0x0c, "#ASI_N_L", v9
},
2275 { 0x10, "#ASI_AIUP", v9
},
2276 { 0x11, "#ASI_AIUS", v9
},
2277 { 0x18, "#ASI_AIUP_L", v9
},
2278 { 0x19, "#ASI_AIUS_L", v9
},
2279 { 0x80, "#ASI_P", v9
},
2280 { 0x81, "#ASI_S", v9
},
2281 { 0x82, "#ASI_PNF", v9
},
2282 { 0x83, "#ASI_SNF", v9
},
2283 { 0x88, "#ASI_P_L", v9
},
2284 { 0x89, "#ASI_S_L", v9
},
2285 { 0x8a, "#ASI_PNF_L", v9
},
2286 { 0x8b, "#ASI_SNF_L", v9
},
2287 { 0x04, "#ASI_NUCLEUS", v9
},
2288 { 0x0c, "#ASI_NUCLEUS_LITTLE", v9
},
2289 { 0x10, "#ASI_AS_IF_USER_PRIMARY", v9
},
2290 { 0x11, "#ASI_AS_IF_USER_SECONDARY", v9
},
2291 { 0x18, "#ASI_AS_IF_USER_PRIMARY_LITTLE", v9
},
2292 { 0x19, "#ASI_AS_IF_USER_SECONDARY_LITTLE", v9
},
2293 { 0x80, "#ASI_PRIMARY", v9
},
2294 { 0x81, "#ASI_SECONDARY", v9
},
2295 { 0x82, "#ASI_PRIMARY_NOFAULT", v9
},
2296 { 0x83, "#ASI_SECONDARY_NOFAULT", v9
},
2297 { 0x88, "#ASI_PRIMARY_LITTLE", v9
},
2298 { 0x89, "#ASI_SECONDARY_LITTLE", v9
},
2299 { 0x8a, "#ASI_PRIMARY_NOFAULT_LITTLE", v9
},
2300 { 0x8b, "#ASI_SECONDARY_NOFAULT_LITTLE", v9
},
2301 /* These are UltraSPARC and Niagara extensions. */
2302 { 0x14, "#ASI_PHYS_USE_EC", v9b
},
2303 { 0x15, "#ASI_PHYS_BYPASS_EC_E", v9b
},
2304 { 0x16, "#ASI_BLK_AIUP_4V", v9c
},
2305 { 0x17, "#ASI_BLK_AIUS_4V", v9c
},
2306 { 0x1c, "#ASI_PHYS_USE_EC_L", v9b
},
2307 { 0x1d, "#ASI_PHYS_BYPASS_EC_E_L", v9b
},
2308 { 0x1e, "#ASI_BLK_AIUP_L_4V", v9c
},
2309 { 0x1f, "#ASI_BLK_AIUS_L_4V", v9c
},
2310 { 0x20, "#ASI_SCRATCHPAD", v9c
},
2311 { 0x21, "#ASI_MMU", v9c
},
2312 { 0x23, "#ASI_BLK_INIT_QUAD_LDD_AIUS", v9c
},
2313 { 0x24, "#ASI_NUCLEUS_QUAD_LDD", v9b
},
2314 { 0x25, "#ASI_QUEUE", v9c
},
2315 { 0x26, "#ASI_QUAD_LDD_PHYS_4V", v9c
},
2316 { 0x2c, "#ASI_NUCLEUS_QUAD_LDD_L", v9b
},
2317 { 0x30, "#ASI_PCACHE_DATA_STATUS", v9b
},
2318 { 0x31, "#ASI_PCACHE_DATA", v9b
},
2319 { 0x32, "#ASI_PCACHE_TAG", v9b
},
2320 { 0x33, "#ASI_PCACHE_SNOOP_TAG", v9b
},
2321 { 0x34, "#ASI_QUAD_LDD_PHYS", v9b
},
2322 { 0x38, "#ASI_WCACHE_VALID_BITS", v9b
},
2323 { 0x39, "#ASI_WCACHE_DATA", v9b
},
2324 { 0x3a, "#ASI_WCACHE_TAG", v9b
},
2325 { 0x3b, "#ASI_WCACHE_SNOOP_TAG", v9b
},
2326 { 0x3c, "#ASI_QUAD_LDD_PHYS_L", v9b
},
2327 { 0x40, "#ASI_SRAM_FAST_INIT", v9b
},
2328 { 0x41, "#ASI_CORE_AVAILABLE", v9b
},
2329 { 0x41, "#ASI_CORE_ENABLE_STAT", v9b
},
2330 { 0x41, "#ASI_CORE_ENABLE", v9b
},
2331 { 0x41, "#ASI_XIR_STEERING", v9b
},
2332 { 0x41, "#ASI_CORE_RUNNING_RW", v9b
},
2333 { 0x41, "#ASI_CORE_RUNNING_W1S", v9b
},
2334 { 0x41, "#ASI_CORE_RUNNING_W1C", v9b
},
2335 { 0x41, "#ASI_CORE_RUNNING_STAT", v9b
},
2336 { 0x41, "#ASI_CMT_ERROR_STEERING", v9b
},
2337 { 0x45, "#ASI_LSU_CONTROL_REG", v9b
},
2338 { 0x45, "#ASI_DCU_CONTROL_REG", v9b
},
2339 { 0x46, "#ASI_DCACHE_DATA", v9b
},
2340 { 0x47, "#ASI_DCACHE_TAG", v9b
},
2341 { 0x48, "#ASI_INTR_DISPATCH_STAT", v9b
},
2342 { 0x49, "#ASI_INTR_RECEIVE", v9b
},
2343 { 0x4b, "#ASI_ESTATE_ERROR_EN", v9b
},
2344 { 0x4c, "#ASI_AFSR", v9b
},
2345 { 0x4d, "#ASI_AFAR", v9b
},
2346 { 0x4e, "#ASI_EC_TAG_DATA", v9b
},
2347 { 0x50, "#ASI_IMMU", v9b
},
2348 { 0x51, "#ASI_IMMU_TSB_8KB_PTR", v9b
},
2349 { 0x52, "#ASI_IMMU_TSB_64KB_PTR", v9b
},
2350 { 0x54, "#ASI_ITLB_DATA_IN", v9b
},
2351 { 0x55, "#ASI_ITLB_DATA_ACCESS", v9b
},
2352 { 0x56, "#ASI_ITLB_TAG_READ", v9b
},
2353 { 0x57, "#ASI_IMMU_DEMAP", v9b
},
2354 { 0x58, "#ASI_DMMU", v9b
},
2355 { 0x59, "#ASI_DMMU_TSB_8KB_PTR", v9b
},
2356 { 0x5a, "#ASI_DMMU_TSB_64KB_PTR", v9b
},
2357 { 0x5b, "#ASI_DMMU_TSB_DIRECT_PTR", v9b
},
2358 { 0x5c, "#ASI_DTLB_DATA_IN", v9b
},
2359 { 0x5d, "#ASI_DTLB_DATA_ACCESS", v9b
},
2360 { 0x5e, "#ASI_DTLB_TAG_READ", v9b
},
2361 { 0x5f, "#ASI_DMMU_DEMAP", v9b
},
2362 { 0x60, "#ASI_IIU_INST_TRAP", v9b
},
2363 { 0x63, "#ASI_INTR_ID", v9b
},
2364 { 0x63, "#ASI_CORE_ID", v9b
},
2365 { 0x63, "#ASI_CESR_ID", v9b
},
2366 { 0x66, "#ASI_IC_INSTR", v9b
},
2367 { 0x67, "#ASI_IC_TAG", v9b
},
2368 { 0x68, "#ASI_IC_STAG", v9b
},
2369 { 0x6f, "#ASI_BRPRED_ARRAY", v9b
},
2370 { 0x70, "#ASI_BLK_AIUP", v9b
},
2371 { 0x71, "#ASI_BLK_AIUS", v9b
},
2372 { 0x72, "#ASI_MCU_CTRL_REG", v9b
},
2373 { 0x74, "#ASI_EC_DATA", v9b
},
2374 { 0x75, "#ASI_EC_CTRL", v9b
},
2375 { 0x76, "#ASI_EC_W", v9b
},
2376 { 0x77, "#ASI_INTR_W", v9b
},
2377 { 0x77, "#ASI_INTR_DATAN_W", v9b
},
2378 { 0x77, "#ASI_INTR_DISPATCH_W", v9b
},
2379 { 0x78, "#ASI_BLK_AIUPL", v9b
},
2380 { 0x79, "#ASI_BLK_AIUSL", v9b
},
2381 { 0x7e, "#ASI_EC_R", v9b
},
2382 { 0x7f, "#ASI_INTR_R", v9b
},
2383 { 0x7f, "#ASI_INTR_DATAN_R", v9b
},
2384 { 0xc0, "#ASI_PST8_P", v9b
},
2385 { 0xc1, "#ASI_PST8_S", v9b
},
2386 { 0xc2, "#ASI_PST16_P", v9b
},
2387 { 0xc3, "#ASI_PST16_S", v9b
},
2388 { 0xc4, "#ASI_PST32_P", v9b
},
2389 { 0xc5, "#ASI_PST32_S", v9b
},
2390 { 0xc8, "#ASI_PST8_PL", v9b
},
2391 { 0xc9, "#ASI_PST8_SL", v9b
},
2392 { 0xca, "#ASI_PST16_PL", v9b
},
2393 { 0xcb, "#ASI_PST16_SL", v9b
},
2394 { 0xcc, "#ASI_PST32_PL", v9b
},
2395 { 0xcd, "#ASI_PST32_SL", v9b
},
2396 { 0xd0, "#ASI_FL8_P", v9b
},
2397 { 0xd1, "#ASI_FL8_S", v9b
},
2398 { 0xd2, "#ASI_FL16_P", v9b
},
2399 { 0xd3, "#ASI_FL16_S", v9b
},
2400 { 0xd8, "#ASI_FL8_PL", v9b
},
2401 { 0xd9, "#ASI_FL8_SL", v9b
},
2402 { 0xda, "#ASI_FL16_PL", v9b
},
2403 { 0xdb, "#ASI_FL16_SL", v9b
},
2404 { 0xe0, "#ASI_BLK_COMMIT_P", v9b
},
2405 { 0xe1, "#ASI_BLK_COMMIT_S", v9b
},
2406 { 0xe2, "#ASI_BLK_INIT_QUAD_LDD_P", v9b
},
2407 { 0xf0, "#ASI_BLK_P", v9b
},
2408 { 0xf1, "#ASI_BLK_S", v9b
},
2409 { 0xf8, "#ASI_BLK_PL", v9b
},
2410 { 0xf9, "#ASI_BLK_SL", v9b
},
2411 { 0x22, "#ASI_TWINX_AIUP", v9c
},
2412 { 0x23, "#ASI_TWINX_AIUS", v9c
},
2413 { 0x26, "#ASI_TWINX_REAL", v9c
},
2414 { 0x27, "#ASI_TWINX_N", v9c
},
2415 { 0x2A, "#ASI_TWINX_AIUP_L", v9c
},
2416 { 0x2B, "#ASI_TWINX_AIUS_L", v9c
},
2417 { 0x2E, "#ASI_TWINX_REAL_L", v9c
},
2418 { 0x2F, "#ASI_TWINX_NL", v9c
},
2419 { 0xE2, "#ASI_TWINX_P", v9c
},
2420 { 0xE3, "#ASI_TWINX_S", v9c
},
2421 { 0xEA, "#ASI_TWINX_PL", v9c
},
2422 { 0xEB, "#ASI_TWINX_SL", v9c
},
2423 /* These are ASIs from UA2005, UA2007, OSA2011, & OSA 2015 */
2424 { 0x12, "#ASI_MAIUP", v9m
},
2425 { 0x13, "#ASI_MAIUS", v9m
},
2426 { 0x14, "#ASI_REAL", v9c
},
2427 { 0x15, "#ASI_REAL_IO", v9c
},
2428 { 0x1c, "#ASI_REAL_L", v9c
},
2429 { 0x1d, "#ASI_REAL_IO_L", v9c
},
2430 { 0x30, "#ASI_AIPP", v9d
},
2431 { 0x31, "#ASI_AIPS", v9d
},
2432 { 0x36, "#ASI_AIPN", v9d
},
2433 { 0x38, "#ASI_AIPP_L", v9d
},
2434 { 0x39, "#ASI_AIPS_L", v9d
},
2435 { 0x3e, "#ASI_AIPN_L", v9d
},
2436 { 0x42, "#ASI_INST_MASK_REG", v9d
},
2437 { 0x42, "#ASI_LSU_DIAG_REG", v9d
},
2438 { 0x43, "#ASI_ERROR_INJECT_REG", v9d
},
2439 { 0x48, "#ASI_IRF_ECC_REG", v9d
},
2440 { 0x49, "#ASI_FRF_ECC_REG", v9d
},
2441 { 0x4e, "#ASI_SPARC_PWR_MGMT", v9d
},
2442 { 0x4f, "#ASI_HYP_SCRATCHPAD", v9c
},
2443 { 0x59, "#ASI_SCRATCHPAD_ACCESS", v9d
},
2444 { 0x5a, "#ASI_TICK_ACCESS", v9d
},
2445 { 0x5b, "#ASI_TSA_ACCESS", v9d
},
2446 { 0xb0, "#ASI_PIC", v9e
},
2447 { 0xf2, "#ASI_STBI_PM", v9e
},
2448 { 0xf3, "#ASI_STBI_SM", v9e
},
2449 { 0xfa, "#ASI_STBI_PLM", v9e
},
2450 { 0xfb, "#ASI_STBI_SLM", v9e
},
2454 /* Return the a pointer to the matching sparc_asi struct, NULL if not found. */
2457 sparc_encode_asi (const char *name
)
2461 for (p
= asi_table
; p
->name
; ++p
)
2462 if (strcmp (name
, p
->name
) == 0)
2468 /* Return the name for ASI value VALUE or NULL if not found. */
2471 sparc_decode_asi (int value
)
2475 for (p
= asi_table
; p
->name
; ++p
)
2476 if (value
== p
->value
)
2482 /* Utilities for argument parsing. */
2490 /* Look up NAME in TABLE. */
2493 lookup_name (const arg
*table
, const char *name
)
2497 for (p
= table
; p
->name
; ++p
)
2498 if (strcmp (name
, p
->name
) == 0)
2504 /* Look up VALUE in TABLE. */
2507 lookup_value (const arg
*table
, int value
)
2511 for (p
= table
; p
->name
; ++p
)
2512 if (value
== p
->value
)
2518 /* Handle membar masks. */
2520 static arg membar_table
[] =
2523 { 0x20, "#MemIssue" },
2524 { 0x10, "#Lookaside" },
2525 { 0x08, "#StoreStore" },
2526 { 0x04, "#LoadStore" },
2527 { 0x02, "#StoreLoad" },
2528 { 0x01, "#LoadLoad" },
2532 /* Return the value for membar arg NAME, or -1 if not found. */
2535 sparc_encode_membar (const char *name
)
2537 return lookup_name (membar_table
, name
);
2540 /* Return the name for membar value VALUE or NULL if not found. */
2543 sparc_decode_membar (int value
)
2545 return lookup_value (membar_table
, value
);
2548 /* Handle prefetch args. */
2550 static arg prefetch_table
[] =
2555 { 3, "#one_write" },
2557 { 16, "#invalidate" },
2558 { 17, "#unified", },
2559 { 20, "#n_reads_strong", },
2560 { 21, "#one_read_strong", },
2561 { 22, "#n_writes_strong", },
2562 { 23, "#one_write_strong", },
2566 /* Return the value for prefetch arg NAME, or -1 if not found. */
2569 sparc_encode_prefetch (const char *name
)
2571 return lookup_name (prefetch_table
, name
);
2574 /* Return the name for prefetch value VALUE or NULL if not found. */
2577 sparc_decode_prefetch (int value
)
2579 return lookup_value (prefetch_table
, value
);
2582 /* Handle sparclet coprocessor registers. */
2584 static arg sparclet_cpreg_table
[] =
2596 /* Return the value for sparclet cpreg arg NAME, or -1 if not found. */
2599 sparc_encode_sparclet_cpreg (const char *name
)
2601 return lookup_name (sparclet_cpreg_table
, name
);
2604 /* Return the name for sparclet cpreg value VALUE or NULL if not found. */
2607 sparc_decode_sparclet_cpreg (int value
)
2609 return lookup_value (sparclet_cpreg_table
, value
);
projects / thirdparty / binutils-gdb.git / blob