sim/Makefile.in

   1 # Makefile.in generated by automake 1.15.1 from Makefile.am.
   2 # @configure_input@
   3
   4 # Copyright (C) 1994-2017 Free Software Foundation, Inc.
   5
   6 # This Makefile.in is free software; the Free Software Foundation
   7 # gives unlimited permission to copy and/or distribute it,
   8 # with or without modifications, as long as this notice is preserved.
   9
  10 # This program is distributed in the hope that it will be useful,
  11 # but WITHOUT ANY WARRANTY, to the extent permitted by law; without
  12 # even the implied warranty of MERCHANTABILITY or FITNESS FOR A
  13 # PARTICULAR PURPOSE.
  14
  15 @SET_MAKE@
  16
  17 #   Copyright (C) 1993-2023 Free Software Foundation, Inc.
  18 #
  19 # This program is free software; you can redistribute it and/or modify
  20 # it under the terms of the GNU General Public License as published by
  21 # the Free Software Foundation; either version 3 of the License, or
  22 # (at your option) any later version.
  23 #
  24 # This program is distributed in the hope that it will be useful,
  25 # but WITHOUT ANY WARRANTY; without even the implied warranty of
  26 # MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  27 # GNU General Public License for more details.
  28 #
  29 # You should have received a copy of the GNU General Public License
  30 # along with this program.  If not, see <http://www.gnu.org/licenses/>.
  31
  32
  33
  34
  35 VPATH = @srcdir@
  36 am__is_gnu_make = { \
  37   if test -z '$(MAKELEVEL)'; then \
  38     false; \
  39   elif test -n '$(MAKE_HOST)'; then \
  40     true; \
  41   elif test -n '$(MAKE_VERSION)' && test -n '$(CURDIR)'; then \
  42     true; \
  43   else \
  44     false; \
  45   fi; \
  46 }
  47 am__make_running_with_option = \
  48   case $${target_option-} in \
  49       ?) ;; \
  50       *) echo "am__make_running_with_option: internal error: invalid" \
  51               "target option '$${target_option-}' specified" >&2; \
  52          exit 1;; \
  53   esac; \
  54   has_opt=no; \
  55   sane_makeflags=$$MAKEFLAGS; \
  56   if $(am__is_gnu_make); then \
  57     sane_makeflags=$$MFLAGS; \
  58   else \
  59     case $$MAKEFLAGS in \
  60       *\\[\ \   ]*) \
  61         bs=\\; \
  62         sane_makeflags=`printf '%s\n' "$$MAKEFLAGS" \
  63           | sed "s/$$bs$$bs[$$bs $$bs   ]*//g"`;; \
  64     esac; \
  65   fi; \
  66   skip_next=no; \
  67   strip_trailopt () \
  68   { \
  69     flg=`printf '%s\n' "$$flg" | sed "s/$$1.*$$//"`; \
  70   }; \
  71   for flg in $$sane_makeflags; do \
  72     test $$skip_next = yes && { skip_next=no; continue; }; \
  73     case $$flg in \
  74       *=*|--*) continue;; \
  75         -*I) strip_trailopt 'I'; skip_next=yes;; \
  76       -*I?*) strip_trailopt 'I';; \
  77         -*O) strip_trailopt 'O'; skip_next=yes;; \
  78       -*O?*) strip_trailopt 'O';; \
  79         -*l) strip_trailopt 'l'; skip_next=yes;; \
  80       -*l?*) strip_trailopt 'l';; \
  81       -[dEDm]) skip_next=yes;; \
  82       -[JT]) skip_next=yes;; \
  83     esac; \
  84     case $$flg in \
  85       *$$target_option*) has_opt=yes; break;; \
  86     esac; \
  87   done; \
  88   test $$has_opt = yes
  89 am__make_dryrun = (target_option=n; $(am__make_running_with_option))
  90 am__make_keepgoing = (target_option=k; $(am__make_running_with_option))
  91 pkgdatadir = $(datadir)/@PACKAGE@
  92 pkgincludedir = $(includedir)/@PACKAGE@
  93 pkglibdir = $(libdir)/@PACKAGE@
  94 pkglibexecdir = $(libexecdir)/@PACKAGE@
  95 am__cd = CDPATH="$${ZSH_VERSION+.}$(PATH_SEPARATOR)" && cd
  96 install_sh_DATA = $(install_sh) -c -m 644
  97 install_sh_PROGRAM = $(install_sh) -c
  98 install_sh_SCRIPT = $(install_sh) -c
  99 INSTALL_HEADER = $(INSTALL_DATA)
 100 transform = $(program_transform_name)
 101 NORMAL_INSTALL = :
 102 PRE_INSTALL = :
 103 POST_INSTALL = :
 104 NORMAL_UNINSTALL = :
 105 PRE_UNINSTALL = :
 106 POST_UNINSTALL = :
 107 build_triplet = @build@
 108 host_triplet = @host@
 109 target_triplet = @target@
 110 check_PROGRAMS = $(am__EXEEXT_8) $(am__EXEEXT_9)
 111 noinst_PROGRAMS = $(am__EXEEXT_10) $(am__EXEEXT_11) $(am__EXEEXT_12) \
 112         $(am__EXEEXT_13) $(am__EXEEXT_14) $(am__EXEEXT_15) \
 113         $(am__EXEEXT_16) $(am__EXEEXT_17) $(am__EXEEXT_18) \
 114         $(am__EXEEXT_19) $(am__EXEEXT_20) $(am__EXEEXT_21) \
 115         $(am__EXEEXT_22) $(am__EXEEXT_23) $(am__EXEEXT_24) \
 116         $(am__EXEEXT_25) $(am__EXEEXT_26) $(am__EXEEXT_27) \
 117         $(am__EXEEXT_28) $(am__EXEEXT_29) $(am__EXEEXT_30) \
 118         $(am__EXEEXT_31) $(am__EXEEXT_32) $(am__EXEEXT_33) \
 119         $(am__EXEEXT_34) $(am__EXEEXT_35) $(am__EXEEXT_36) \
 120         $(am__EXEEXT_37) $(am__EXEEXT_38) $(am__EXEEXT_39) \
 121         $(am__EXEEXT_40) $(am__EXEEXT_41)
 122 EXTRA_PROGRAMS = $(am__EXEEXT_2) testsuite/common/bits-gen$(EXEEXT) \
 123         testsuite/common/fpu-tst$(EXEEXT) $(am__EXEEXT_3) \
 124         $(am__EXEEXT_4) $(am__EXEEXT_5) $(am__EXEEXT_6) \
 125         $(am__EXEEXT_7)
 126 @ENABLE_SIM_TRUE@am__append_1 = \
 127 @ENABLE_SIM_TRUE@       $(srcroot)/include/sim/callback.h \
 128 @ENABLE_SIM_TRUE@       $(srcroot)/include/sim/sim.h
 129
 130 @SIM_ENABLE_HW_TRUE@am__append_2 = \
 131 @SIM_ENABLE_HW_TRUE@    $(SIM_COMMON_HW_OBJS) \
 132 @SIM_ENABLE_HW_TRUE@    $(SIM_HW_SOCKSER)
 133
 134 @SIM_ENABLE_HW_TRUE@am__append_3 = SIM_HW_DEVICES_="$(SIM_HW_DEVICES)"
 135 @SIM_ENABLE_IGEN_TRUE@am__append_4 = $(IGEN)
 136 @SIM_ENABLE_IGEN_TRUE@am__append_5 = igen/libigen.a
 137 @SIM_ENABLE_IGEN_TRUE@am__append_6 = $(igen_IGEN_TOOLS)
 138 @SIM_ENABLE_IGEN_TRUE@am__append_7 = $(igen_IGEN_TOOLS)
 139 TESTS = testsuite/common/bits32m0$(EXEEXT) \
 140         testsuite/common/bits32m31$(EXEEXT) \
 141         testsuite/common/bits64m0$(EXEEXT) \
 142         testsuite/common/bits64m63$(EXEEXT) \
 143         testsuite/common/alu-tst$(EXEEXT)
 144 @SIM_ENABLE_ARCH_aarch64_TRUE@am__append_8 = aarch64/libsim.a
 145 @SIM_ENABLE_ARCH_aarch64_TRUE@am__append_9 = aarch64/run
 146 @SIM_ENABLE_ARCH_arm_TRUE@am__append_10 = arm/libsim.a
 147 @SIM_ENABLE_ARCH_arm_TRUE@am__append_11 = arm/run
 148 @SIM_ENABLE_ARCH_avr_TRUE@am__append_12 = avr/libsim.a
 149 @SIM_ENABLE_ARCH_avr_TRUE@am__append_13 = avr/run
 150 @SIM_ENABLE_ARCH_bfin_TRUE@am__append_14 = bfin/libsim.a
 151 @SIM_ENABLE_ARCH_bfin_TRUE@am__append_15 = bfin/run
 152 @SIM_ENABLE_ARCH_bfin_TRUE@am__append_16 = bfin_SIM_EXTRA_HW_DEVICES="$(bfin_SIM_EXTRA_HW_DEVICES)"
 153 @SIM_ENABLE_ARCH_bpf_TRUE@am__append_17 = bpf/libsim.a
 154 @SIM_ENABLE_ARCH_bpf_TRUE@am__append_18 = bpf/run
 155 @SIM_ENABLE_ARCH_bpf_TRUE@am__append_19 = \
 156 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/eng-le.h \
 157 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/eng-be.h
 158
 159 @SIM_ENABLE_ARCH_bpf_TRUE@am__append_20 = $(bpf_BUILD_OUTPUTS)
 160 @SIM_ENABLE_ARCH_bpf_TRUE@am__append_21 = $(bpf_BUILD_OUTPUTS)
 161 @SIM_ENABLE_ARCH_cr16_TRUE@am__append_22 = cr16/libsim.a
 162 @SIM_ENABLE_ARCH_cr16_TRUE@am__append_23 = cr16/run
 163 @SIM_ENABLE_ARCH_cr16_TRUE@am__append_24 = cr16/simops.h
 164 @SIM_ENABLE_ARCH_cr16_TRUE@am__append_25 = $(cr16_BUILD_OUTPUTS)
 165 @SIM_ENABLE_ARCH_cr16_TRUE@am__append_26 = cr16/gencode
 166 @SIM_ENABLE_ARCH_cr16_TRUE@am__append_27 = $(cr16_BUILD_OUTPUTS)
 167 @SIM_ENABLE_ARCH_cris_TRUE@am__append_28 = cris/libsim.a
 168 @SIM_ENABLE_ARCH_cris_TRUE@am__append_29 = cris/run
 169 @SIM_ENABLE_ARCH_cris_TRUE@am__append_30 = cris_SIM_EXTRA_HW_DEVICES="$(cris_SIM_EXTRA_HW_DEVICES)"
 170 @SIM_ENABLE_ARCH_cris_TRUE@am__append_31 = cris/rvdummy
 171 @SIM_ENABLE_ARCH_cris_TRUE@am__append_32 = \
 172 @SIM_ENABLE_ARCH_cris_TRUE@     cris/engv10.h \
 173 @SIM_ENABLE_ARCH_cris_TRUE@     cris/engv32.h
 174
 175 @SIM_ENABLE_ARCH_cris_TRUE@am__append_33 = $(cris_BUILD_OUTPUTS)
 176 @SIM_ENABLE_ARCH_cris_TRUE@am__append_34 = $(cris_BUILD_OUTPUTS)
 177 @SIM_ENABLE_ARCH_d10v_TRUE@am__append_35 = d10v/libsim.a
 178 @SIM_ENABLE_ARCH_d10v_TRUE@am__append_36 = d10v/run
 179 @SIM_ENABLE_ARCH_d10v_TRUE@am__append_37 = d10v/simops.h
 180 @SIM_ENABLE_ARCH_d10v_TRUE@am__append_38 = $(d10v_BUILD_OUTPUTS)
 181 @SIM_ENABLE_ARCH_d10v_TRUE@am__append_39 = d10v/gencode
 182 @SIM_ENABLE_ARCH_d10v_TRUE@am__append_40 = $(d10v_BUILD_OUTPUTS)
 183 @SIM_ENABLE_ARCH_erc32_TRUE@am__append_41 = erc32/libsim.a
 184 @SIM_ENABLE_ARCH_erc32_TRUE@am__append_42 = erc32/run erc32/sis
 185 @SIM_ENABLE_ARCH_erc32_TRUE@am__append_43 = sim-%D-install-exec-local
 186 @SIM_ENABLE_ARCH_erc32_TRUE@am__append_44 = sim-erc32-uninstall-local
 187 @SIM_ENABLE_ARCH_examples_TRUE@am__append_45 = example-synacor/libsim.a
 188 @SIM_ENABLE_ARCH_examples_TRUE@am__append_46 = example-synacor/run
 189 @SIM_ENABLE_ARCH_frv_TRUE@am__append_47 = frv/libsim.a
 190 @SIM_ENABLE_ARCH_frv_TRUE@am__append_48 = frv/run
 191 @SIM_ENABLE_ARCH_frv_TRUE@am__append_49 = frv/eng.h
 192 @SIM_ENABLE_ARCH_frv_TRUE@am__append_50 = $(frv_BUILD_OUTPUTS)
 193 @SIM_ENABLE_ARCH_frv_TRUE@am__append_51 = $(frv_BUILD_OUTPUTS)
 194 @SIM_ENABLE_ARCH_ft32_TRUE@am__append_52 = ft32/libsim.a
 195 @SIM_ENABLE_ARCH_ft32_TRUE@am__append_53 = ft32/run
 196 @SIM_ENABLE_ARCH_h8300_TRUE@am__append_54 = h8300/libsim.a
 197 @SIM_ENABLE_ARCH_h8300_TRUE@am__append_55 = h8300/run
 198 @SIM_ENABLE_ARCH_iq2000_TRUE@am__append_56 = iq2000/libsim.a
 199 @SIM_ENABLE_ARCH_iq2000_TRUE@am__append_57 = iq2000/run
 200 @SIM_ENABLE_ARCH_iq2000_TRUE@am__append_58 = iq2000/eng.h
 201 @SIM_ENABLE_ARCH_iq2000_TRUE@am__append_59 = $(iq2000_BUILD_OUTPUTS)
 202 @SIM_ENABLE_ARCH_iq2000_TRUE@am__append_60 = $(iq2000_BUILD_OUTPUTS)
 203 @SIM_ENABLE_ARCH_lm32_TRUE@am__append_61 = lm32/libsim.a
 204 @SIM_ENABLE_ARCH_lm32_TRUE@am__append_62 = lm32/run
 205 @SIM_ENABLE_ARCH_lm32_TRUE@am__append_63 = lm32_SIM_EXTRA_HW_DEVICES="$(lm32_SIM_EXTRA_HW_DEVICES)"
 206 @SIM_ENABLE_ARCH_lm32_TRUE@am__append_64 = lm32/eng.h
 207 @SIM_ENABLE_ARCH_lm32_TRUE@am__append_65 = $(lm32_BUILD_OUTPUTS)
 208 @SIM_ENABLE_ARCH_lm32_TRUE@am__append_66 = $(lm32_BUILD_OUTPUTS)
 209 @SIM_ENABLE_ARCH_m32c_TRUE@am__append_67 = m32c/libsim.a
 210 @SIM_ENABLE_ARCH_m32c_TRUE@am__append_68 = m32c/run
 211 @SIM_ENABLE_ARCH_m32c_TRUE@am__append_69 = $(m32c_BUILD_OUTPUTS)
 212 @SIM_ENABLE_ARCH_m32c_TRUE@am__append_70 = m32c/opc2c
 213 @SIM_ENABLE_ARCH_m32c_TRUE@am__append_71 = \
 214 @SIM_ENABLE_ARCH_m32c_TRUE@     $(m32c_BUILD_OUTPUTS) \
 215 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/m32c.c.log \
 216 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/r8c.c.log
 217
 218 @SIM_ENABLE_ARCH_m32r_TRUE@am__append_72 = m32r/libsim.a
 219 @SIM_ENABLE_ARCH_m32r_TRUE@am__append_73 = m32r/run
 220 @SIM_ENABLE_ARCH_m32r_TRUE@am__append_74 = m32r_SIM_EXTRA_HW_DEVICES="$(m32r_SIM_EXTRA_HW_DEVICES)"
 221 @SIM_ENABLE_ARCH_m32r_TRUE@am__append_75 = \
 222 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/eng.h \
 223 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/engx.h \
 224 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/eng2.h
 225
 226 @SIM_ENABLE_ARCH_m32r_TRUE@am__append_76 = $(m32r_BUILD_OUTPUTS)
 227 @SIM_ENABLE_ARCH_m32r_TRUE@am__append_77 = $(m32r_BUILD_OUTPUTS)
 228 @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_78 = m68hc11/libsim.a
 229 @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_79 = m68hc11/run
 230 @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_80 = m68hc11_SIM_EXTRA_HW_DEVICES="$(m68hc11_SIM_EXTRA_HW_DEVICES)"
 231 @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_81 = $(m68hc11_BUILD_OUTPUTS)
 232 @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_82 = m68hc11/gencode
 233 @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_83 = $(m68hc11_BUILD_OUTPUTS)
 234 @SIM_ENABLE_ARCH_mcore_TRUE@am__append_84 = mcore/libsim.a
 235 @SIM_ENABLE_ARCH_mcore_TRUE@am__append_85 = mcore/run
 236 @SIM_ENABLE_ARCH_microblaze_TRUE@am__append_86 = microblaze/libsim.a
 237 @SIM_ENABLE_ARCH_microblaze_TRUE@am__append_87 = microblaze/run
 238 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@am__append_88 = \
 239 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@      mips/support.o \
 240 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@      mips/itable.o \
 241 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@      mips/semantics.o \
 242 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@      mips/idecode.o \
 243 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@      mips/icache.o \
 244 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@      mips/engine.o \
 245 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@      mips/irun.o
 246
 247 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@am__append_89 = \
 248 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m16_support.o \
 249 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m16_semantics.o \
 250 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m16_idecode.o \
 251 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m16_icache.o \
 252 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ \
 253 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m32_support.o \
 254 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m32_semantics.o \
 255 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m32_idecode.o \
 256 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m32_icache.o \
 257 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ \
 258 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/itable.o \
 259 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m16run.o
 260
 261 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@am__append_90 = \
 262 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@       $(SIM_MIPS_MULTI_OBJ) \
 263 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@       mips/itable.o \
 264 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@       mips/multi-run.o
 265
 266 @SIM_ENABLE_ARCH_mips_TRUE@am__append_91 = mips/libsim.a
 267 @SIM_ENABLE_ARCH_mips_TRUE@am__append_92 = mips/run
 268 @SIM_ENABLE_ARCH_mips_TRUE@am__append_93 = mips_SIM_EXTRA_HW_DEVICES="$(mips_SIM_EXTRA_HW_DEVICES)"
 269 @SIM_ENABLE_ARCH_mips_TRUE@am__append_94 = mips/itable.h \
 270 @SIM_ENABLE_ARCH_mips_TRUE@     $(SIM_MIPS_MULTI_SRC)
 271 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@am__append_95 = \
 272 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@      $(mips_BUILT_SRC_FROM_GEN_MODE_SINGLE) \
 273 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@      mips/stamp-gen-mode-single
 274
 275 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@am__append_96 = \
 276 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ $(mips_BUILT_SRC_FROM_GEN_MODE_M16_M16) \
 277 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ $(mips_BUILT_SRC_FROM_GEN_MODE_M16_M32) \
 278 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/stamp-gen-mode-m16-m16 \
 279 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/stamp-gen-mode-m16-m32
 280
 281 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@am__append_97 = \
 282 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@       $(SIM_MIPS_MULTI_SRC) \
 283 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@       mips/stamp-gen-mode-multi-igen \
 284 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@       mips/stamp-gen-mode-multi-run
 285
 286 @SIM_ENABLE_ARCH_mips_TRUE@am__append_98 = $(mips_BUILD_OUTPUTS)
 287 @SIM_ENABLE_ARCH_mips_TRUE@am__append_99 = $(mips_BUILD_OUTPUTS)
 288 @SIM_ENABLE_ARCH_mips_TRUE@am__append_100 = mips/multi-include.h mips/multi-run.c
 289 @SIM_ENABLE_ARCH_mn10300_TRUE@am__append_101 = mn10300/libsim.a
 290 @SIM_ENABLE_ARCH_mn10300_TRUE@am__append_102 = mn10300/run
 291 @SIM_ENABLE_ARCH_mn10300_TRUE@am__append_103 = mn10300_SIM_EXTRA_HW_DEVICES="$(mn10300_SIM_EXTRA_HW_DEVICES)"
 292 @SIM_ENABLE_ARCH_mn10300_TRUE@am__append_104 = \
 293 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/icache.h \
 294 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/idecode.h \
 295 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/semantics.h \
 296 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/model.h \
 297 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/support.h \
 298 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/itable.h \
 299 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/engine.h
 300
 301 @SIM_ENABLE_ARCH_mn10300_TRUE@am__append_105 = $(mn10300_BUILD_OUTPUTS)
 302 @SIM_ENABLE_ARCH_mn10300_TRUE@am__append_106 = $(mn10300_BUILD_OUTPUTS)
 303 @SIM_ENABLE_ARCH_moxie_TRUE@am__append_107 = moxie/libsim.a
 304 @SIM_ENABLE_ARCH_moxie_TRUE@am__append_108 = moxie/run
 305 @SIM_ENABLE_ARCH_msp430_TRUE@am__append_109 = msp430/libsim.a
 306 @SIM_ENABLE_ARCH_msp430_TRUE@am__append_110 = msp430/run
 307 @SIM_ENABLE_ARCH_or1k_TRUE@am__append_111 = or1k/libsim.a
 308 @SIM_ENABLE_ARCH_or1k_TRUE@am__append_112 = or1k/run
 309 @SIM_ENABLE_ARCH_or1k_TRUE@am__append_113 = or1k/eng.h
 310 @SIM_ENABLE_ARCH_or1k_TRUE@am__append_114 = $(or1k_BUILD_OUTPUTS)
 311 @SIM_ENABLE_ARCH_or1k_TRUE@am__append_115 = $(or1k_BUILD_OUTPUTS)
 312 @SIM_ENABLE_ARCH_ppc_TRUE@am__append_116 = ppc/run ppc/psim
 313 @SIM_ENABLE_ARCH_pru_TRUE@am__append_117 = pru/libsim.a
 314 @SIM_ENABLE_ARCH_pru_TRUE@am__append_118 = pru/run
 315 @SIM_ENABLE_ARCH_riscv_TRUE@am__append_119 = riscv/libsim.a
 316 @SIM_ENABLE_ARCH_riscv_TRUE@am__append_120 = riscv/run
 317 @SIM_ENABLE_ARCH_rl78_TRUE@am__append_121 = rl78/run
 318 @SIM_ENABLE_ARCH_rx_TRUE@am__append_122 = rx/run
 319 @SIM_ENABLE_ARCH_sh_TRUE@am__append_123 = sh/run
 320 @SIM_ENABLE_ARCH_sh_TRUE@am__append_124 = \
 321 @SIM_ENABLE_ARCH_sh_TRUE@       sh/code.c \
 322 @SIM_ENABLE_ARCH_sh_TRUE@       sh/ppi.c
 323
 324 @SIM_ENABLE_ARCH_sh_TRUE@am__append_125 = $(sh_BUILD_OUTPUTS)
 325 @SIM_ENABLE_ARCH_sh_TRUE@am__append_126 = sh/gencode
 326 @SIM_ENABLE_ARCH_sh_TRUE@am__append_127 = $(sh_BUILD_OUTPUTS)
 327 @SIM_ENABLE_ARCH_v850_TRUE@am__append_128 = v850/run
 328 @SIM_ENABLE_ARCH_v850_TRUE@am__append_129 = \
 329 @SIM_ENABLE_ARCH_v850_TRUE@     v850/icache.h \
 330 @SIM_ENABLE_ARCH_v850_TRUE@     v850/idecode.h \
 331 @SIM_ENABLE_ARCH_v850_TRUE@     v850/semantics.h \
 332 @SIM_ENABLE_ARCH_v850_TRUE@     v850/model.h \
 333 @SIM_ENABLE_ARCH_v850_TRUE@     v850/support.h \
 334 @SIM_ENABLE_ARCH_v850_TRUE@     v850/itable.h \
 335 @SIM_ENABLE_ARCH_v850_TRUE@     v850/engine.h
 336
 337 @SIM_ENABLE_ARCH_v850_TRUE@am__append_130 = $(v850_BUILD_OUTPUTS)
 338 @SIM_ENABLE_ARCH_v850_TRUE@am__append_131 = $(v850_BUILD_OUTPUTS)
 339 subdir = .
 340 ACLOCAL_M4 = $(top_srcdir)/aclocal.m4
 341 am__aclocal_m4_deps = $(top_srcdir)/../config/acx.m4 \
 342         $(top_srcdir)/../config/depstand.m4 \
 343         $(top_srcdir)/../config/lead-dot.m4 \
 344         $(top_srcdir)/../config/override.m4 \
 345         $(top_srcdir)/../config/pkg.m4 $(top_srcdir)/../libtool.m4 \
 346         $(top_srcdir)/../ltoptions.m4 $(top_srcdir)/../ltsugar.m4 \
 347         $(top_srcdir)/../ltversion.m4 $(top_srcdir)/../lt~obsolete.m4 \
 348         $(top_srcdir)/m4/sim_ac_option_alignment.m4 \
 349         $(top_srcdir)/m4/sim_ac_option_assert.m4 \
 350         $(top_srcdir)/m4/sim_ac_option_cgen_maint.m4 \
 351         $(top_srcdir)/m4/sim_ac_option_debug.m4 \
 352         $(top_srcdir)/m4/sim_ac_option_endian.m4 \
 353         $(top_srcdir)/m4/sim_ac_option_environment.m4 \
 354         $(top_srcdir)/m4/sim_ac_option_hardware.m4 \
 355         $(top_srcdir)/m4/sim_ac_option_inline.m4 \
 356         $(top_srcdir)/m4/sim_ac_option_profile.m4 \
 357         $(top_srcdir)/m4/sim_ac_option_reserved_bits.m4 \
 358         $(top_srcdir)/m4/sim_ac_option_scache.m4 \
 359         $(top_srcdir)/m4/sim_ac_option_smp.m4 \
 360         $(top_srcdir)/m4/sim_ac_option_stdio.m4 \
 361         $(top_srcdir)/m4/sim_ac_option_trace.m4 \
 362         $(top_srcdir)/m4/sim_ac_option_warnings.m4 \
 363         $(top_srcdir)/m4/sim_ac_platform.m4 \
 364         $(top_srcdir)/m4/sim_ac_toolchain.m4 \
 365         $(top_srcdir)/frv/acinclude.m4 $(top_srcdir)/mips/acinclude.m4 \
 366         $(top_srcdir)/riscv/acinclude.m4 $(top_srcdir)/rx/acinclude.m4 \
 367         $(top_srcdir)/configure.ac
 368 am__configure_deps = $(am__aclocal_m4_deps) $(CONFIGURE_DEPENDENCIES) \
 369         $(ACLOCAL_M4)
 370 DIST_COMMON = $(srcdir)/Makefile.am $(top_srcdir)/configure \
 371         $(am__configure_deps) $(am__pkginclude_HEADERS_DIST)
 372 am__CONFIG_DISTCLEAN_FILES = config.status config.cache config.log \
 373  configure.lineno config.status.lineno
 374 mkinstalldirs = $(SHELL) $(top_srcdir)/../mkinstalldirs
 375 CONFIG_HEADER = config.h
 376 CONFIG_CLEAN_FILES = Make-common.sim aarch64/Makefile.sim \
 377         aarch64/.gdbinit arm/Makefile.sim arm/.gdbinit \
 378         avr/Makefile.sim avr/.gdbinit bfin/Makefile.sim bfin/.gdbinit \
 379         bpf/Makefile.sim bpf/.gdbinit cr16/Makefile.sim cr16/.gdbinit \
 380         cris/Makefile.sim cris/.gdbinit d10v/Makefile.sim \
 381         d10v/.gdbinit frv/Makefile.sim frv/.gdbinit ft32/Makefile.sim \
 382         ft32/.gdbinit h8300/Makefile.sim h8300/.gdbinit \
 383         iq2000/Makefile.sim iq2000/.gdbinit lm32/Makefile.sim \
 384         lm32/.gdbinit m32c/Makefile.sim m32c/.gdbinit \
 385         m32r/Makefile.sim m32r/.gdbinit m68hc11/Makefile.sim \
 386         m68hc11/.gdbinit mcore/Makefile.sim mcore/.gdbinit \
 387         microblaze/Makefile.sim microblaze/.gdbinit mips/Makefile.sim \
 388         mips/.gdbinit mn10300/Makefile.sim mn10300/.gdbinit \
 389         moxie/Makefile.sim moxie/.gdbinit msp430/Makefile.sim \
 390         msp430/.gdbinit or1k/Makefile.sim or1k/.gdbinit ppc/.gdbinit \
 391         pru/Makefile.sim pru/.gdbinit riscv/Makefile.sim \
 392         riscv/.gdbinit rl78/Makefile.sim rl78/.gdbinit rx/Makefile.sim \
 393         rx/.gdbinit sh/Makefile.sim sh/.gdbinit erc32/Makefile.sim \
 394         erc32/.gdbinit v850/Makefile.sim v850/.gdbinit \
 395         example-synacor/Makefile.sim example-synacor/.gdbinit \
 396         arch-subdir.mk .gdbinit
 397 CONFIG_CLEAN_VPATH_FILES =
 398 LIBRARIES = $(noinst_LIBRARIES)
 399 ARFLAGS = cru
 400 AM_V_AR = $(am__v_AR_@AM_V@)
 401 am__v_AR_ = $(am__v_AR_@AM_DEFAULT_V@)
 402 am__v_AR_0 = @echo "  AR      " $@;
 403 am__v_AR_1 =
 404 aarch64_libsim_a_AR = $(AR) $(ARFLAGS)
 405 @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64_libsim_a_DEPENDENCIES =  \
 406 @SIM_ENABLE_ARCH_aarch64_TRUE@  $(patsubst \
 407 @SIM_ENABLE_ARCH_aarch64_TRUE@  %,aarch64/%,$(SIM_NEW_COMMON_OBJS)) \
 408 @SIM_ENABLE_ARCH_aarch64_TRUE@  $(patsubst \
 409 @SIM_ENABLE_ARCH_aarch64_TRUE@  %,aarch64/dv-%.o,$(SIM_HW_DEVICES)) \
 410 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/cpustate.o \
 411 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/interp.o \
 412 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/memory.o \
 413 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/modules.o \
 414 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/sim-resume.o \
 415 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/simulator.o
 416 am_aarch64_libsim_a_OBJECTS =
 417 aarch64_libsim_a_OBJECTS = $(am_aarch64_libsim_a_OBJECTS)
 418 am__dirstamp = $(am__leading_dot)dirstamp
 419 arm_libsim_a_AR = $(AR) $(ARFLAGS)
 420 @SIM_ENABLE_ARCH_arm_TRUE@arm_libsim_a_DEPENDENCIES = arm/wrapper.o \
 421 @SIM_ENABLE_ARCH_arm_TRUE@      $(patsubst \
 422 @SIM_ENABLE_ARCH_arm_TRUE@      %,arm/%,$(SIM_NEW_COMMON_OBJS)) \
 423 @SIM_ENABLE_ARCH_arm_TRUE@      $(patsubst \
 424 @SIM_ENABLE_ARCH_arm_TRUE@      %,arm/dv-%.o,$(SIM_HW_DEVICES)) \
 425 @SIM_ENABLE_ARCH_arm_TRUE@      arm/armemu.o arm/armemu32.o \
 426 @SIM_ENABLE_ARCH_arm_TRUE@      arm/arminit.o arm/armos.o \
 427 @SIM_ENABLE_ARCH_arm_TRUE@      arm/armsupp.o arm/armvirt.o \
 428 @SIM_ENABLE_ARCH_arm_TRUE@      arm/thumbemu.o arm/armcopro.o \
 429 @SIM_ENABLE_ARCH_arm_TRUE@      arm/maverick.o arm/iwmmxt.o \
 430 @SIM_ENABLE_ARCH_arm_TRUE@      arm/modules.o
 431 am_arm_libsim_a_OBJECTS =
 432 arm_libsim_a_OBJECTS = $(am_arm_libsim_a_OBJECTS)
 433 avr_libsim_a_AR = $(AR) $(ARFLAGS)
 434 @SIM_ENABLE_ARCH_avr_TRUE@avr_libsim_a_DEPENDENCIES = avr/interp.o \
 435 @SIM_ENABLE_ARCH_avr_TRUE@      $(patsubst \
 436 @SIM_ENABLE_ARCH_avr_TRUE@      %,avr/%,$(SIM_NEW_COMMON_OBJS)) \
 437 @SIM_ENABLE_ARCH_avr_TRUE@      $(patsubst \
 438 @SIM_ENABLE_ARCH_avr_TRUE@      %,avr/dv-%.o,$(SIM_HW_DEVICES)) \
 439 @SIM_ENABLE_ARCH_avr_TRUE@      avr/modules.o avr/sim-resume.o
 440 am_avr_libsim_a_OBJECTS =
 441 avr_libsim_a_OBJECTS = $(am_avr_libsim_a_OBJECTS)
 442 bfin_libsim_a_AR = $(AR) $(ARFLAGS)
 443 @SIM_ENABLE_ARCH_bfin_TRUE@bfin_libsim_a_DEPENDENCIES = $(patsubst \
 444 @SIM_ENABLE_ARCH_bfin_TRUE@     %,bfin/%,$(SIM_NEW_COMMON_OBJS)) \
 445 @SIM_ENABLE_ARCH_bfin_TRUE@     $(patsubst \
 446 @SIM_ENABLE_ARCH_bfin_TRUE@     %,bfin/dv-%.o,$(SIM_HW_DEVICES)) \
 447 @SIM_ENABLE_ARCH_bfin_TRUE@     $(patsubst \
 448 @SIM_ENABLE_ARCH_bfin_TRUE@     %,bfin/dv-%.o,$(bfin_SIM_EXTRA_HW_DEVICES)) \
 449 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/bfin-sim.o bfin/devices.o \
 450 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/gui.o bfin/interp.o \
 451 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/machs.o bfin/modules.o \
 452 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/sim-resume.o
 453 am_bfin_libsim_a_OBJECTS =
 454 bfin_libsim_a_OBJECTS = $(am_bfin_libsim_a_OBJECTS)
 455 bpf_libsim_a_AR = $(AR) $(ARFLAGS)
 456 @SIM_ENABLE_ARCH_bpf_TRUE@bpf_libsim_a_DEPENDENCIES = $(patsubst \
 457 @SIM_ENABLE_ARCH_bpf_TRUE@      %,bpf/%,$(SIM_NEW_COMMON_OBJS)) \
 458 @SIM_ENABLE_ARCH_bpf_TRUE@      $(patsubst \
 459 @SIM_ENABLE_ARCH_bpf_TRUE@      %,bpf/dv-%.o,$(SIM_HW_DEVICES)) \
 460 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/modules.o bpf/cgen-run.o \
 461 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/cgen-scache.o bpf/cgen-trace.o \
 462 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/cgen-utils.o bpf/arch.o \
 463 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/cpu.o bpf/decode-le.o \
 464 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/decode-be.o bpf/sem-le.o \
 465 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/sem-be.o bpf/mloop-le.o \
 466 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/mloop-be.o bpf/bpf.o \
 467 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/bpf-helpers.o bpf/sim-if.o \
 468 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/traps.o
 469 am_bpf_libsim_a_OBJECTS =
 470 bpf_libsim_a_OBJECTS = $(am_bpf_libsim_a_OBJECTS)
 471 common_libcommon_a_AR = $(AR) $(ARFLAGS)
 472 common_libcommon_a_LIBADD =
 473 am_common_libcommon_a_OBJECTS = common/callback.$(OBJEXT) \
 474         common/portability.$(OBJEXT) common/sim-load.$(OBJEXT) \
 475         common/syscall.$(OBJEXT) common/target-newlib-errno.$(OBJEXT) \
 476         common/target-newlib-open.$(OBJEXT) \
 477         common/target-newlib-signal.$(OBJEXT) \
 478         common/target-newlib-syscall.$(OBJEXT) \
 479         common/version.$(OBJEXT)
 480 common_libcommon_a_OBJECTS = $(am_common_libcommon_a_OBJECTS)
 481 cr16_libsim_a_AR = $(AR) $(ARFLAGS)
 482 @SIM_ENABLE_ARCH_cr16_TRUE@cr16_libsim_a_DEPENDENCIES =  \
 483 @SIM_ENABLE_ARCH_cr16_TRUE@     $(common_libcommon_a_OBJECTS) \
 484 @SIM_ENABLE_ARCH_cr16_TRUE@     $(patsubst \
 485 @SIM_ENABLE_ARCH_cr16_TRUE@     %,cr16/%,$(SIM_NEW_COMMON_OBJS)) \
 486 @SIM_ENABLE_ARCH_cr16_TRUE@     $(patsubst \
 487 @SIM_ENABLE_ARCH_cr16_TRUE@     %,cr16/dv-%.o,$(SIM_HW_DEVICES)) \
 488 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/interp.o cr16/modules.o \
 489 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/sim-resume.o cr16/simops.o \
 490 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/table.o
 491 am_cr16_libsim_a_OBJECTS =
 492 cr16_libsim_a_OBJECTS = $(am_cr16_libsim_a_OBJECTS)
 493 cris_libsim_a_AR = $(AR) $(ARFLAGS)
 494 @SIM_ENABLE_ARCH_cris_TRUE@cris_libsim_a_DEPENDENCIES =  \
 495 @SIM_ENABLE_ARCH_cris_TRUE@     $(common_libcommon_a_OBJECTS) \
 496 @SIM_ENABLE_ARCH_cris_TRUE@     $(patsubst \
 497 @SIM_ENABLE_ARCH_cris_TRUE@     %,cris/%,$(SIM_NEW_COMMON_OBJS)) \
 498 @SIM_ENABLE_ARCH_cris_TRUE@     $(patsubst \
 499 @SIM_ENABLE_ARCH_cris_TRUE@     %,cris/dv-%.o,$(SIM_HW_DEVICES)) \
 500 @SIM_ENABLE_ARCH_cris_TRUE@     $(patsubst \
 501 @SIM_ENABLE_ARCH_cris_TRUE@     %,cris/dv-%.o,$(cris_SIM_EXTRA_HW_DEVICES)) \
 502 @SIM_ENABLE_ARCH_cris_TRUE@     cris/modules.o cris/cgen-run.o \
 503 @SIM_ENABLE_ARCH_cris_TRUE@     cris/cgen-scache.o \
 504 @SIM_ENABLE_ARCH_cris_TRUE@     cris/cgen-trace.o cris/cgen-utils.o \
 505 @SIM_ENABLE_ARCH_cris_TRUE@     cris/arch.o cris/crisv10f.o \
 506 @SIM_ENABLE_ARCH_cris_TRUE@     cris/cpuv10.o cris/decodev10.o \
 507 @SIM_ENABLE_ARCH_cris_TRUE@     cris/modelv10.o cris/mloopv10f.o \
 508 @SIM_ENABLE_ARCH_cris_TRUE@     cris/crisv32f.o cris/cpuv32.o \
 509 @SIM_ENABLE_ARCH_cris_TRUE@     cris/decodev32.o cris/modelv32.o \
 510 @SIM_ENABLE_ARCH_cris_TRUE@     cris/mloopv32f.o cris/sim-if.o \
 511 @SIM_ENABLE_ARCH_cris_TRUE@     cris/traps.o
 512 am_cris_libsim_a_OBJECTS =
 513 cris_libsim_a_OBJECTS = $(am_cris_libsim_a_OBJECTS)
 514 d10v_libsim_a_AR = $(AR) $(ARFLAGS)
 515 @SIM_ENABLE_ARCH_d10v_TRUE@d10v_libsim_a_DEPENDENCIES =  \
 516 @SIM_ENABLE_ARCH_d10v_TRUE@     $(common_libcommon_a_OBJECTS) \
 517 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/interp.o $(patsubst \
 518 @SIM_ENABLE_ARCH_d10v_TRUE@     %,d10v/%,$(SIM_NEW_COMMON_OBJS)) \
 519 @SIM_ENABLE_ARCH_d10v_TRUE@     $(patsubst \
 520 @SIM_ENABLE_ARCH_d10v_TRUE@     %,d10v/dv-%.o,$(SIM_HW_DEVICES)) \
 521 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/endian.o d10v/modules.o \
 522 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/sim-resume.o d10v/simops.o \
 523 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/table.o
 524 am_d10v_libsim_a_OBJECTS =
 525 d10v_libsim_a_OBJECTS = $(am_d10v_libsim_a_OBJECTS)
 526 erc32_libsim_a_AR = $(AR) $(ARFLAGS)
 527 @SIM_ENABLE_ARCH_erc32_TRUE@erc32_libsim_a_DEPENDENCIES =  \
 528 @SIM_ENABLE_ARCH_erc32_TRUE@    $(common_libcommon_a_OBJECTS) \
 529 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/erc32.o erc32/exec.o \
 530 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/float.o erc32/func.o \
 531 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/help.o erc32/interf.o \
 532 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/modules.o
 533 am_erc32_libsim_a_OBJECTS =
 534 erc32_libsim_a_OBJECTS = $(am_erc32_libsim_a_OBJECTS)
 535 example_synacor_libsim_a_AR = $(AR) $(ARFLAGS)
 536 @SIM_ENABLE_ARCH_examples_TRUE@example_synacor_libsim_a_DEPENDENCIES =  \
 537 @SIM_ENABLE_ARCH_examples_TRUE@ $(common_libcommon_a_OBJECTS) \
 538 @SIM_ENABLE_ARCH_examples_TRUE@ $(patsubst \
 539 @SIM_ENABLE_ARCH_examples_TRUE@ %,example-synacor/%,$(SIM_NEW_COMMON_OBJS)) \
 540 @SIM_ENABLE_ARCH_examples_TRUE@ $(patsubst \
 541 @SIM_ENABLE_ARCH_examples_TRUE@ %,example-synacor/dv-%.o,$(SIM_HW_DEVICES)) \
 542 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/interp.o \
 543 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/modules.o \
 544 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/sim-main.o \
 545 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/sim-resume.o
 546 am_example_synacor_libsim_a_OBJECTS =
 547 example_synacor_libsim_a_OBJECTS =  \
 548         $(am_example_synacor_libsim_a_OBJECTS)
 549 frv_libsim_a_AR = $(AR) $(ARFLAGS)
 550 @SIM_ENABLE_ARCH_frv_TRUE@frv_libsim_a_DEPENDENCIES =  \
 551 @SIM_ENABLE_ARCH_frv_TRUE@      $(common_libcommon_a_OBJECTS) \
 552 @SIM_ENABLE_ARCH_frv_TRUE@      $(patsubst \
 553 @SIM_ENABLE_ARCH_frv_TRUE@      %,frv/%,$(SIM_NEW_COMMON_OBJS)) \
 554 @SIM_ENABLE_ARCH_frv_TRUE@      $(patsubst \
 555 @SIM_ENABLE_ARCH_frv_TRUE@      %,frv/dv-%.o,$(SIM_HW_DEVICES)) \
 556 @SIM_ENABLE_ARCH_frv_TRUE@      frv/modules.o frv/cgen-accfp.o \
 557 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cgen-fpu.o frv/cgen-run.o \
 558 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cgen-scache.o frv/cgen-trace.o \
 559 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cgen-utils.o frv/arch.o \
 560 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cgen-par.o frv/cpu.o \
 561 @SIM_ENABLE_ARCH_frv_TRUE@      frv/decode.o frv/frv.o frv/mloop.o \
 562 @SIM_ENABLE_ARCH_frv_TRUE@      frv/model.o frv/sem.o frv/cache.o \
 563 @SIM_ENABLE_ARCH_frv_TRUE@      frv/interrupts.o frv/memory.o \
 564 @SIM_ENABLE_ARCH_frv_TRUE@      frv/options.o frv/pipeline.o \
 565 @SIM_ENABLE_ARCH_frv_TRUE@      frv/profile.o frv/profile-fr400.o \
 566 @SIM_ENABLE_ARCH_frv_TRUE@      frv/profile-fr450.o \
 567 @SIM_ENABLE_ARCH_frv_TRUE@      frv/profile-fr500.o \
 568 @SIM_ENABLE_ARCH_frv_TRUE@      frv/profile-fr550.o frv/registers.o \
 569 @SIM_ENABLE_ARCH_frv_TRUE@      frv/reset.o frv/sim-if.o frv/traps.o
 570 am_frv_libsim_a_OBJECTS =
 571 frv_libsim_a_OBJECTS = $(am_frv_libsim_a_OBJECTS)
 572 ft32_libsim_a_AR = $(AR) $(ARFLAGS)
 573 @SIM_ENABLE_ARCH_ft32_TRUE@ft32_libsim_a_DEPENDENCIES =  \
 574 @SIM_ENABLE_ARCH_ft32_TRUE@     $(common_libcommon_a_OBJECTS) \
 575 @SIM_ENABLE_ARCH_ft32_TRUE@     $(patsubst \
 576 @SIM_ENABLE_ARCH_ft32_TRUE@     %,ft32/%,$(SIM_NEW_COMMON_OBJS)) \
 577 @SIM_ENABLE_ARCH_ft32_TRUE@     $(patsubst \
 578 @SIM_ENABLE_ARCH_ft32_TRUE@     %,ft32/dv-%.o,$(SIM_HW_DEVICES)) \
 579 @SIM_ENABLE_ARCH_ft32_TRUE@     ft32/interp.o ft32/modules.o \
 580 @SIM_ENABLE_ARCH_ft32_TRUE@     ft32/sim-resume.o
 581 am_ft32_libsim_a_OBJECTS =
 582 ft32_libsim_a_OBJECTS = $(am_ft32_libsim_a_OBJECTS)
 583 h8300_libsim_a_AR = $(AR) $(ARFLAGS)
 584 @SIM_ENABLE_ARCH_h8300_TRUE@h8300_libsim_a_DEPENDENCIES =  \
 585 @SIM_ENABLE_ARCH_h8300_TRUE@    $(common_libcommon_a_OBJECTS) \
 586 @SIM_ENABLE_ARCH_h8300_TRUE@    h8300/compile.o $(patsubst \
 587 @SIM_ENABLE_ARCH_h8300_TRUE@    %,h8300/%,$(SIM_NEW_COMMON_OBJS)) \
 588 @SIM_ENABLE_ARCH_h8300_TRUE@    $(patsubst \
 589 @SIM_ENABLE_ARCH_h8300_TRUE@    %,h8300/dv-%.o,$(SIM_HW_DEVICES)) \
 590 @SIM_ENABLE_ARCH_h8300_TRUE@    h8300/modules.o h8300/sim-resume.o
 591 am_h8300_libsim_a_OBJECTS =
 592 h8300_libsim_a_OBJECTS = $(am_h8300_libsim_a_OBJECTS)
 593 igen_libigen_a_AR = $(AR) $(ARFLAGS)
 594 igen_libigen_a_LIBADD =
 595 @SIM_ENABLE_IGEN_TRUE@am_igen_libigen_a_OBJECTS =  \
 596 @SIM_ENABLE_IGEN_TRUE@  igen/table.$(OBJEXT) igen/lf.$(OBJEXT) \
 597 @SIM_ENABLE_IGEN_TRUE@  igen/misc.$(OBJEXT) \
 598 @SIM_ENABLE_IGEN_TRUE@  igen/filter_host.$(OBJEXT) \
 599 @SIM_ENABLE_IGEN_TRUE@  igen/ld-decode.$(OBJEXT) \
 600 @SIM_ENABLE_IGEN_TRUE@  igen/ld-cache.$(OBJEXT) \
 601 @SIM_ENABLE_IGEN_TRUE@  igen/filter.$(OBJEXT) \
 602 @SIM_ENABLE_IGEN_TRUE@  igen/ld-insn.$(OBJEXT) \
 603 @SIM_ENABLE_IGEN_TRUE@  igen/gen-model.$(OBJEXT) \
 604 @SIM_ENABLE_IGEN_TRUE@  igen/gen-itable.$(OBJEXT) \
 605 @SIM_ENABLE_IGEN_TRUE@  igen/gen-icache.$(OBJEXT) \
 606 @SIM_ENABLE_IGEN_TRUE@  igen/gen-semantics.$(OBJEXT) \
 607 @SIM_ENABLE_IGEN_TRUE@  igen/gen-idecode.$(OBJEXT) \
 608 @SIM_ENABLE_IGEN_TRUE@  igen/gen-support.$(OBJEXT) \
 609 @SIM_ENABLE_IGEN_TRUE@  igen/gen-engine.$(OBJEXT) \
 610 @SIM_ENABLE_IGEN_TRUE@  igen/gen.$(OBJEXT)
 611 igen_libigen_a_OBJECTS = $(am_igen_libigen_a_OBJECTS)
 612 iq2000_libsim_a_AR = $(AR) $(ARFLAGS)
 613 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_libsim_a_DEPENDENCIES =  \
 614 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(common_libcommon_a_OBJECTS) \
 615 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(patsubst \
 616 @SIM_ENABLE_ARCH_iq2000_TRUE@   %,iq2000/%,$(SIM_NEW_COMMON_OBJS)) \
 617 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(patsubst \
 618 @SIM_ENABLE_ARCH_iq2000_TRUE@   %,iq2000/dv-%.o,$(SIM_HW_DEVICES)) \
 619 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/modules.o \
 620 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/cgen-run.o \
 621 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/cgen-scache.o \
 622 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/cgen-trace.o \
 623 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/cgen-utils.o iq2000/arch.o \
 624 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/cpu.o iq2000/decode.o \
 625 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/iq2000.o iq2000/sem.o \
 626 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/mloop.o iq2000/model.o \
 627 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/sim-if.o
 628 am_iq2000_libsim_a_OBJECTS =
 629 iq2000_libsim_a_OBJECTS = $(am_iq2000_libsim_a_OBJECTS)
 630 lm32_libsim_a_AR = $(AR) $(ARFLAGS)
 631 @SIM_ENABLE_ARCH_lm32_TRUE@lm32_libsim_a_DEPENDENCIES =  \
 632 @SIM_ENABLE_ARCH_lm32_TRUE@     $(common_libcommon_a_OBJECTS) \
 633 @SIM_ENABLE_ARCH_lm32_TRUE@     $(patsubst \
 634 @SIM_ENABLE_ARCH_lm32_TRUE@     %,lm32/%,$(SIM_NEW_COMMON_OBJS)) \
 635 @SIM_ENABLE_ARCH_lm32_TRUE@     $(patsubst \
 636 @SIM_ENABLE_ARCH_lm32_TRUE@     %,lm32/dv-%.o,$(SIM_HW_DEVICES)) \
 637 @SIM_ENABLE_ARCH_lm32_TRUE@     $(patsubst \
 638 @SIM_ENABLE_ARCH_lm32_TRUE@     %,lm32/dv-%.o,$(lm32_SIM_EXTRA_HW_DEVICES)) \
 639 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/modules.o lm32/cgen-run.o \
 640 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/cgen-scache.o \
 641 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/cgen-trace.o lm32/cgen-utils.o \
 642 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/arch.o lm32/cpu.o \
 643 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/decode.o lm32/sem.o \
 644 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/mloop.o lm32/model.o \
 645 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/lm32.o lm32/sim-if.o \
 646 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/traps.o lm32/user.o
 647 am_lm32_libsim_a_OBJECTS =
 648 lm32_libsim_a_OBJECTS = $(am_lm32_libsim_a_OBJECTS)
 649 m32c_libsim_a_AR = $(AR) $(ARFLAGS)
 650 @SIM_ENABLE_ARCH_m32c_TRUE@m32c_libsim_a_DEPENDENCIES =  \
 651 @SIM_ENABLE_ARCH_m32c_TRUE@     $(common_libcommon_a_OBJECTS) \
 652 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/gdb-if.o m32c/int.o \
 653 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/load.o m32c/m32c.o m32c/mem.o \
 654 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/misc.o m32c/modules.o \
 655 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/r8c.o m32c/reg.o \
 656 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/srcdest.o m32c/syscalls.o \
 657 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/trace.o
 658 am_m32c_libsim_a_OBJECTS =
 659 m32c_libsim_a_OBJECTS = $(am_m32c_libsim_a_OBJECTS)
 660 m32r_libsim_a_AR = $(AR) $(ARFLAGS)
 661 @SIM_ENABLE_ARCH_m32r_TRUE@m32r_libsim_a_DEPENDENCIES =  \
 662 @SIM_ENABLE_ARCH_m32r_TRUE@     $(common_libcommon_a_OBJECTS) \
 663 @SIM_ENABLE_ARCH_m32r_TRUE@     $(patsubst \
 664 @SIM_ENABLE_ARCH_m32r_TRUE@     %,m32r/%,$(SIM_NEW_COMMON_OBJS)) \
 665 @SIM_ENABLE_ARCH_m32r_TRUE@     $(patsubst \
 666 @SIM_ENABLE_ARCH_m32r_TRUE@     %,m32r/dv-%.o,$(SIM_HW_DEVICES)) \
 667 @SIM_ENABLE_ARCH_m32r_TRUE@     $(patsubst \
 668 @SIM_ENABLE_ARCH_m32r_TRUE@     %,m32r/dv-%.o,$(m32r_SIM_EXTRA_HW_DEVICES)) \
 669 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/modules.o m32r/cgen-run.o \
 670 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/cgen-scache.o \
 671 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/cgen-trace.o m32r/cgen-utils.o \
 672 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/arch.o m32r/m32r.o m32r/cpu.o \
 673 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/decode.o m32r/sem.o \
 674 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/model.o m32r/mloop.o \
 675 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/m32rx.o m32r/cpux.o \
 676 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/decodex.o m32r/modelx.o \
 677 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/mloopx.o m32r/m32r2.o \
 678 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/cpu2.o m32r/decode2.o \
 679 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/model2.o m32r/mloop2.o \
 680 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/sim-if.o m32r/traps.o
 681 am_m32r_libsim_a_OBJECTS =
 682 m32r_libsim_a_OBJECTS = $(am_m32r_libsim_a_OBJECTS)
 683 m68hc11_libsim_a_AR = $(AR) $(ARFLAGS)
 684 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_libsim_a_DEPENDENCIES =  \
 685 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(common_libcommon_a_OBJECTS) \
 686 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/interp.o \
 687 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/m68hc11int.o \
 688 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/m68hc12int.o \
 689 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/emulos.o \
 690 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/interrupts.o \
 691 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/m68hc11_sim.o $(patsubst \
 692 @SIM_ENABLE_ARCH_m68hc11_TRUE@  %,m68hc11/%,$(SIM_NEW_COMMON_OBJS)) \
 693 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(patsubst \
 694 @SIM_ENABLE_ARCH_m68hc11_TRUE@  %,m68hc11/dv-%.o,$(SIM_HW_DEVICES)) \
 695 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(patsubst \
 696 @SIM_ENABLE_ARCH_m68hc11_TRUE@  %,m68hc11/dv-%.o,$(m68hc11_SIM_EXTRA_HW_DEVICES)) \
 697 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/modules.o \
 698 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/sim-resume.o
 699 am_m68hc11_libsim_a_OBJECTS =
 700 m68hc11_libsim_a_OBJECTS = $(am_m68hc11_libsim_a_OBJECTS)
 701 mcore_libsim_a_AR = $(AR) $(ARFLAGS)
 702 @SIM_ENABLE_ARCH_mcore_TRUE@mcore_libsim_a_DEPENDENCIES =  \
 703 @SIM_ENABLE_ARCH_mcore_TRUE@    $(common_libcommon_a_OBJECTS) \
 704 @SIM_ENABLE_ARCH_mcore_TRUE@    mcore/interp.o $(patsubst \
 705 @SIM_ENABLE_ARCH_mcore_TRUE@    %,mcore/%,$(SIM_NEW_COMMON_OBJS)) \
 706 @SIM_ENABLE_ARCH_mcore_TRUE@    $(patsubst \
 707 @SIM_ENABLE_ARCH_mcore_TRUE@    %,mcore/dv-%.o,$(SIM_HW_DEVICES)) \
 708 @SIM_ENABLE_ARCH_mcore_TRUE@    mcore/modules.o mcore/sim-resume.o
 709 am_mcore_libsim_a_OBJECTS =
 710 mcore_libsim_a_OBJECTS = $(am_mcore_libsim_a_OBJECTS)
 711 microblaze_libsim_a_AR = $(AR) $(ARFLAGS)
 712 @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze_libsim_a_DEPENDENCIES = $(common_libcommon_a_OBJECTS) \
 713 @SIM_ENABLE_ARCH_microblaze_TRUE@       microblaze/interp.o \
 714 @SIM_ENABLE_ARCH_microblaze_TRUE@       $(patsubst \
 715 @SIM_ENABLE_ARCH_microblaze_TRUE@       %,microblaze/%,$(SIM_NEW_COMMON_OBJS)) \
 716 @SIM_ENABLE_ARCH_microblaze_TRUE@       $(patsubst \
 717 @SIM_ENABLE_ARCH_microblaze_TRUE@       %,microblaze/dv-%.o,$(SIM_HW_DEVICES)) \
 718 @SIM_ENABLE_ARCH_microblaze_TRUE@       microblaze/modules.o \
 719 @SIM_ENABLE_ARCH_microblaze_TRUE@       microblaze/sim-resume.o
 720 am_microblaze_libsim_a_OBJECTS =
 721 microblaze_libsim_a_OBJECTS = $(am_microblaze_libsim_a_OBJECTS)
 722 mips_libsim_a_AR = $(AR) $(ARFLAGS)
 723 am__DEPENDENCIES_1 =
 724 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@am__DEPENDENCIES_2 = $(am__DEPENDENCIES_1) \
 725 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@       mips/itable.o \
 726 @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@       mips/multi-run.o
 727 @SIM_ENABLE_ARCH_mips_TRUE@am__DEPENDENCIES_3 = $(am__append_88) \
 728 @SIM_ENABLE_ARCH_mips_TRUE@     $(am__append_89) \
 729 @SIM_ENABLE_ARCH_mips_TRUE@     $(am__DEPENDENCIES_2)
 730 @SIM_ENABLE_ARCH_mips_TRUE@mips_libsim_a_DEPENDENCIES =  \
 731 @SIM_ENABLE_ARCH_mips_TRUE@     $(common_libcommon_a_OBJECTS) \
 732 @SIM_ENABLE_ARCH_mips_TRUE@     mips/interp.o $(am__DEPENDENCIES_3) \
 733 @SIM_ENABLE_ARCH_mips_TRUE@     $(patsubst \
 734 @SIM_ENABLE_ARCH_mips_TRUE@     %,mips/%,$(SIM_NEW_COMMON_OBJS)) \
 735 @SIM_ENABLE_ARCH_mips_TRUE@     $(patsubst \
 736 @SIM_ENABLE_ARCH_mips_TRUE@     %,mips/dv-%.o,$(SIM_HW_DEVICES)) \
 737 @SIM_ENABLE_ARCH_mips_TRUE@     $(patsubst \
 738 @SIM_ENABLE_ARCH_mips_TRUE@     %,mips/dv-%.o,$(mips_SIM_EXTRA_HW_DEVICES)) \
 739 @SIM_ENABLE_ARCH_mips_TRUE@     mips/cp1.o mips/dsp.o mips/mdmx.o \
 740 @SIM_ENABLE_ARCH_mips_TRUE@     mips/modules.o mips/sim-main.o \
 741 @SIM_ENABLE_ARCH_mips_TRUE@     mips/sim-resume.o
 742 am_mips_libsim_a_OBJECTS =
 743 mips_libsim_a_OBJECTS = $(am_mips_libsim_a_OBJECTS)
 744 mn10300_libsim_a_AR = $(AR) $(ARFLAGS)
 745 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_libsim_a_DEPENDENCIES =  \
 746 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(common_libcommon_a_OBJECTS) \
 747 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/itable.o \
 748 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/semantics.o \
 749 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/idecode.o \
 750 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/icache.o \
 751 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/engine.o mn10300/irun.o \
 752 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/support.o $(patsubst \
 753 @SIM_ENABLE_ARCH_mn10300_TRUE@  %,mn10300/%,$(SIM_NEW_COMMON_OBJS)) \
 754 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(patsubst \
 755 @SIM_ENABLE_ARCH_mn10300_TRUE@  %,mn10300/dv-%.o,$(SIM_HW_DEVICES)) \
 756 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(patsubst \
 757 @SIM_ENABLE_ARCH_mn10300_TRUE@  %,mn10300/dv-%.o,$(mn10300_SIM_EXTRA_HW_DEVICES)) \
 758 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/interp.o \
 759 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/modules.o \
 760 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/op_utils.o \
 761 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/sim-resume.o
 762 am_mn10300_libsim_a_OBJECTS =
 763 mn10300_libsim_a_OBJECTS = $(am_mn10300_libsim_a_OBJECTS)
 764 moxie_libsim_a_AR = $(AR) $(ARFLAGS)
 765 @SIM_ENABLE_ARCH_moxie_TRUE@moxie_libsim_a_DEPENDENCIES =  \
 766 @SIM_ENABLE_ARCH_moxie_TRUE@    $(common_libcommon_a_OBJECTS) \
 767 @SIM_ENABLE_ARCH_moxie_TRUE@    $(patsubst \
 768 @SIM_ENABLE_ARCH_moxie_TRUE@    %,moxie/%,$(SIM_NEW_COMMON_OBJS)) \
 769 @SIM_ENABLE_ARCH_moxie_TRUE@    $(patsubst \
 770 @SIM_ENABLE_ARCH_moxie_TRUE@    %,moxie/dv-%.o,$(SIM_HW_DEVICES)) \
 771 @SIM_ENABLE_ARCH_moxie_TRUE@    moxie/interp.o moxie/modules.o \
 772 @SIM_ENABLE_ARCH_moxie_TRUE@    moxie/sim-resume.o
 773 am_moxie_libsim_a_OBJECTS =
 774 moxie_libsim_a_OBJECTS = $(am_moxie_libsim_a_OBJECTS)
 775 msp430_libsim_a_AR = $(AR) $(ARFLAGS)
 776 @SIM_ENABLE_ARCH_msp430_TRUE@msp430_libsim_a_DEPENDENCIES =  \
 777 @SIM_ENABLE_ARCH_msp430_TRUE@   $(common_libcommon_a_OBJECTS) \
 778 @SIM_ENABLE_ARCH_msp430_TRUE@   $(patsubst \
 779 @SIM_ENABLE_ARCH_msp430_TRUE@   %,msp430/%,$(SIM_NEW_COMMON_OBJS)) \
 780 @SIM_ENABLE_ARCH_msp430_TRUE@   $(patsubst \
 781 @SIM_ENABLE_ARCH_msp430_TRUE@   %,msp430/dv-%.o,$(SIM_HW_DEVICES)) \
 782 @SIM_ENABLE_ARCH_msp430_TRUE@   msp430/msp430-sim.o \
 783 @SIM_ENABLE_ARCH_msp430_TRUE@   msp430/modules.o \
 784 @SIM_ENABLE_ARCH_msp430_TRUE@   msp430/sim-resume.o
 785 am_msp430_libsim_a_OBJECTS =
 786 msp430_libsim_a_OBJECTS = $(am_msp430_libsim_a_OBJECTS)
 787 or1k_libsim_a_AR = $(AR) $(ARFLAGS)
 788 @SIM_ENABLE_ARCH_or1k_TRUE@or1k_libsim_a_DEPENDENCIES =  \
 789 @SIM_ENABLE_ARCH_or1k_TRUE@     $(common_libcommon_a_OBJECTS) \
 790 @SIM_ENABLE_ARCH_or1k_TRUE@     $(patsubst \
 791 @SIM_ENABLE_ARCH_or1k_TRUE@     %,or1k/%,$(SIM_NEW_COMMON_OBJS)) \
 792 @SIM_ENABLE_ARCH_or1k_TRUE@     $(patsubst \
 793 @SIM_ENABLE_ARCH_or1k_TRUE@     %,or1k/dv-%.o,$(SIM_HW_DEVICES)) \
 794 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/modules.o or1k/cgen-accfp.o \
 795 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/cgen-fpu.o or1k/cgen-run.o \
 796 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/cgen-scache.o \
 797 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/cgen-trace.o or1k/cgen-utils.o \
 798 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/arch.o or1k/cpu.o \
 799 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/decode.o or1k/mloop.o \
 800 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/model.o or1k/sem.o or1k/or1k.o \
 801 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/sim-if.o or1k/traps.o
 802 am_or1k_libsim_a_OBJECTS =
 803 or1k_libsim_a_OBJECTS = $(am_or1k_libsim_a_OBJECTS)
 804 pru_libsim_a_AR = $(AR) $(ARFLAGS)
 805 @SIM_ENABLE_ARCH_pru_TRUE@pru_libsim_a_DEPENDENCIES =  \
 806 @SIM_ENABLE_ARCH_pru_TRUE@      $(common_libcommon_a_OBJECTS) \
 807 @SIM_ENABLE_ARCH_pru_TRUE@      $(patsubst \
 808 @SIM_ENABLE_ARCH_pru_TRUE@      %,pru/%,$(SIM_NEW_COMMON_OBJS)) \
 809 @SIM_ENABLE_ARCH_pru_TRUE@      $(patsubst \
 810 @SIM_ENABLE_ARCH_pru_TRUE@      %,pru/dv-%.o,$(SIM_HW_DEVICES)) \
 811 @SIM_ENABLE_ARCH_pru_TRUE@      pru/interp.o pru/modules.o \
 812 @SIM_ENABLE_ARCH_pru_TRUE@      pru/sim-resume.o
 813 am_pru_libsim_a_OBJECTS =
 814 pru_libsim_a_OBJECTS = $(am_pru_libsim_a_OBJECTS)
 815 riscv_libsim_a_AR = $(AR) $(ARFLAGS)
 816 @SIM_ENABLE_ARCH_riscv_TRUE@riscv_libsim_a_DEPENDENCIES =  \
 817 @SIM_ENABLE_ARCH_riscv_TRUE@    $(common_libcommon_a_OBJECTS) \
 818 @SIM_ENABLE_ARCH_riscv_TRUE@    $(patsubst \
 819 @SIM_ENABLE_ARCH_riscv_TRUE@    %,riscv/%,$(SIM_NEW_COMMON_OBJS)) \
 820 @SIM_ENABLE_ARCH_riscv_TRUE@    $(patsubst \
 821 @SIM_ENABLE_ARCH_riscv_TRUE@    %,riscv/dv-%.o,$(SIM_HW_DEVICES)) \
 822 @SIM_ENABLE_ARCH_riscv_TRUE@    riscv/interp.o riscv/machs.o \
 823 @SIM_ENABLE_ARCH_riscv_TRUE@    riscv/modules.o riscv/sim-main.o \
 824 @SIM_ENABLE_ARCH_riscv_TRUE@    riscv/sim-resume.o
 825 am_riscv_libsim_a_OBJECTS =
 826 riscv_libsim_a_OBJECTS = $(am_riscv_libsim_a_OBJECTS)
 827 @SIM_ENABLE_IGEN_TRUE@am__EXEEXT_1 = $(IGEN) igen/filter$(EXEEXT) \
 828 @SIM_ENABLE_IGEN_TRUE@  igen/gen$(EXEEXT) igen/ld-cache$(EXEEXT) \
 829 @SIM_ENABLE_IGEN_TRUE@  igen/ld-decode$(EXEEXT) \
 830 @SIM_ENABLE_IGEN_TRUE@  igen/ld-insn$(EXEEXT) \
 831 @SIM_ENABLE_IGEN_TRUE@  igen/table$(EXEEXT)
 832 @SIM_ENABLE_IGEN_TRUE@am__EXEEXT_2 = $(am__EXEEXT_1)
 833 @SIM_ENABLE_ARCH_cr16_TRUE@am__EXEEXT_3 = cr16/gencode$(EXEEXT)
 834 @SIM_ENABLE_ARCH_d10v_TRUE@am__EXEEXT_4 = d10v/gencode$(EXEEXT)
 835 @SIM_ENABLE_ARCH_m32c_TRUE@am__EXEEXT_5 = m32c/opc2c$(EXEEXT)
 836 @SIM_ENABLE_ARCH_m68hc11_TRUE@am__EXEEXT_6 = m68hc11/gencode$(EXEEXT)
 837 @SIM_ENABLE_ARCH_sh_TRUE@am__EXEEXT_7 = sh/gencode$(EXEEXT)
 838 am__EXEEXT_8 = testsuite/common/bits32m0$(EXEEXT) \
 839         testsuite/common/bits32m31$(EXEEXT) \
 840         testsuite/common/bits64m0$(EXEEXT) \
 841         testsuite/common/bits64m63$(EXEEXT) \
 842         testsuite/common/alu-tst$(EXEEXT)
 843 @SIM_ENABLE_ARCH_cris_TRUE@am__EXEEXT_9 = cris/rvdummy$(EXEEXT)
 844 @SIM_ENABLE_ARCH_aarch64_TRUE@am__EXEEXT_10 = aarch64/run$(EXEEXT)
 845 @SIM_ENABLE_ARCH_arm_TRUE@am__EXEEXT_11 = arm/run$(EXEEXT)
 846 @SIM_ENABLE_ARCH_avr_TRUE@am__EXEEXT_12 = avr/run$(EXEEXT)
 847 @SIM_ENABLE_ARCH_bfin_TRUE@am__EXEEXT_13 = bfin/run$(EXEEXT)
 848 @SIM_ENABLE_ARCH_bpf_TRUE@am__EXEEXT_14 = bpf/run$(EXEEXT)
 849 @SIM_ENABLE_ARCH_cr16_TRUE@am__EXEEXT_15 = cr16/run$(EXEEXT)
 850 @SIM_ENABLE_ARCH_cris_TRUE@am__EXEEXT_16 = cris/run$(EXEEXT)
 851 @SIM_ENABLE_ARCH_d10v_TRUE@am__EXEEXT_17 = d10v/run$(EXEEXT)
 852 @SIM_ENABLE_ARCH_erc32_TRUE@am__EXEEXT_18 = erc32/run$(EXEEXT) \
 853 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/sis$(EXEEXT)
 854 @SIM_ENABLE_ARCH_examples_TRUE@am__EXEEXT_19 =  \
 855 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/run$(EXEEXT)
 856 @SIM_ENABLE_ARCH_frv_TRUE@am__EXEEXT_20 = frv/run$(EXEEXT)
 857 @SIM_ENABLE_ARCH_ft32_TRUE@am__EXEEXT_21 = ft32/run$(EXEEXT)
 858 @SIM_ENABLE_ARCH_h8300_TRUE@am__EXEEXT_22 = h8300/run$(EXEEXT)
 859 @SIM_ENABLE_ARCH_iq2000_TRUE@am__EXEEXT_23 = iq2000/run$(EXEEXT)
 860 @SIM_ENABLE_ARCH_lm32_TRUE@am__EXEEXT_24 = lm32/run$(EXEEXT)
 861 @SIM_ENABLE_ARCH_m32c_TRUE@am__EXEEXT_25 = m32c/run$(EXEEXT)
 862 @SIM_ENABLE_ARCH_m32r_TRUE@am__EXEEXT_26 = m32r/run$(EXEEXT)
 863 @SIM_ENABLE_ARCH_m68hc11_TRUE@am__EXEEXT_27 = m68hc11/run$(EXEEXT)
 864 @SIM_ENABLE_ARCH_mcore_TRUE@am__EXEEXT_28 = mcore/run$(EXEEXT)
 865 @SIM_ENABLE_ARCH_microblaze_TRUE@am__EXEEXT_29 =  \
 866 @SIM_ENABLE_ARCH_microblaze_TRUE@       microblaze/run$(EXEEXT)
 867 @SIM_ENABLE_ARCH_mips_TRUE@am__EXEEXT_30 = mips/run$(EXEEXT)
 868 @SIM_ENABLE_ARCH_mn10300_TRUE@am__EXEEXT_31 = mn10300/run$(EXEEXT)
 869 @SIM_ENABLE_ARCH_moxie_TRUE@am__EXEEXT_32 = moxie/run$(EXEEXT)
 870 @SIM_ENABLE_ARCH_msp430_TRUE@am__EXEEXT_33 = msp430/run$(EXEEXT)
 871 @SIM_ENABLE_ARCH_or1k_TRUE@am__EXEEXT_34 = or1k/run$(EXEEXT)
 872 @SIM_ENABLE_ARCH_ppc_TRUE@am__EXEEXT_35 = ppc/run$(EXEEXT) \
 873 @SIM_ENABLE_ARCH_ppc_TRUE@      ppc/psim$(EXEEXT)
 874 @SIM_ENABLE_ARCH_pru_TRUE@am__EXEEXT_36 = pru/run$(EXEEXT)
 875 @SIM_ENABLE_ARCH_riscv_TRUE@am__EXEEXT_37 = riscv/run$(EXEEXT)
 876 @SIM_ENABLE_ARCH_rl78_TRUE@am__EXEEXT_38 = rl78/run$(EXEEXT)
 877 @SIM_ENABLE_ARCH_rx_TRUE@am__EXEEXT_39 = rx/run$(EXEEXT)
 878 @SIM_ENABLE_ARCH_sh_TRUE@am__EXEEXT_40 = sh/run$(EXEEXT)
 879 @SIM_ENABLE_ARCH_v850_TRUE@am__EXEEXT_41 = v850/run$(EXEEXT)
 880 PROGRAMS = $(noinst_PROGRAMS)
 881 am_aarch64_run_OBJECTS =
 882 aarch64_run_OBJECTS = $(am_aarch64_run_OBJECTS)
 883 am__DEPENDENCIES_4 = $(BFD_LIB) $(OPCODES_LIB) $(LIBIBERTY_LIB)
 884 @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64_run_DEPENDENCIES =  \
 885 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/nrun.o aarch64/libsim.a \
 886 @SIM_ENABLE_ARCH_aarch64_TRUE@  $(am__DEPENDENCIES_4)
 887 AM_V_lt = $(am__v_lt_@AM_V@)
 888 am__v_lt_ = $(am__v_lt_@AM_DEFAULT_V@)
 889 am__v_lt_0 = --silent
 890 am__v_lt_1 =
 891 am_arm_run_OBJECTS =
 892 arm_run_OBJECTS = $(am_arm_run_OBJECTS)
 893 @SIM_ENABLE_ARCH_arm_TRUE@arm_run_DEPENDENCIES = arm/nrun.o \
 894 @SIM_ENABLE_ARCH_arm_TRUE@      arm/libsim.a $(am__DEPENDENCIES_4)
 895 am_avr_run_OBJECTS =
 896 avr_run_OBJECTS = $(am_avr_run_OBJECTS)
 897 @SIM_ENABLE_ARCH_avr_TRUE@avr_run_DEPENDENCIES = avr/nrun.o \
 898 @SIM_ENABLE_ARCH_avr_TRUE@      avr/libsim.a $(am__DEPENDENCIES_4)
 899 am_bfin_run_OBJECTS =
 900 bfin_run_OBJECTS = $(am_bfin_run_OBJECTS)
 901 @SIM_ENABLE_ARCH_bfin_TRUE@bfin_run_DEPENDENCIES = bfin/nrun.o \
 902 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/libsim.a $(am__DEPENDENCIES_4)
 903 am_bpf_run_OBJECTS =
 904 bpf_run_OBJECTS = $(am_bpf_run_OBJECTS)
 905 @SIM_ENABLE_ARCH_bpf_TRUE@bpf_run_DEPENDENCIES = bpf/nrun.o \
 906 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/libsim.a $(am__DEPENDENCIES_4)
 907 @SIM_ENABLE_ARCH_cr16_TRUE@am_cr16_gencode_OBJECTS =  \
 908 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/gencode.$(OBJEXT)
 909 cr16_gencode_OBJECTS = $(am_cr16_gencode_OBJECTS)
 910 @SIM_ENABLE_ARCH_cr16_TRUE@cr16_gencode_DEPENDENCIES =  \
 911 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/cr16-opc.o
 912 am_cr16_run_OBJECTS =
 913 cr16_run_OBJECTS = $(am_cr16_run_OBJECTS)
 914 @SIM_ENABLE_ARCH_cr16_TRUE@cr16_run_DEPENDENCIES = cr16/nrun.o \
 915 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/libsim.a $(am__DEPENDENCIES_4)
 916 am_cris_run_OBJECTS =
 917 cris_run_OBJECTS = $(am_cris_run_OBJECTS)
 918 @SIM_ENABLE_ARCH_cris_TRUE@cris_run_DEPENDENCIES = cris/nrun.o \
 919 @SIM_ENABLE_ARCH_cris_TRUE@     cris/libsim.a $(am__DEPENDENCIES_4)
 920 @SIM_ENABLE_ARCH_cris_TRUE@am_cris_rvdummy_OBJECTS =  \
 921 @SIM_ENABLE_ARCH_cris_TRUE@     cris/rvdummy.$(OBJEXT)
 922 cris_rvdummy_OBJECTS = $(am_cris_rvdummy_OBJECTS)
 923 @SIM_ENABLE_ARCH_cris_TRUE@cris_rvdummy_DEPENDENCIES =  \
 924 @SIM_ENABLE_ARCH_cris_TRUE@     $(LIBIBERTY_LIB)
 925 @SIM_ENABLE_ARCH_d10v_TRUE@am_d10v_gencode_OBJECTS =  \
 926 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/gencode.$(OBJEXT)
 927 d10v_gencode_OBJECTS = $(am_d10v_gencode_OBJECTS)
 928 @SIM_ENABLE_ARCH_d10v_TRUE@d10v_gencode_DEPENDENCIES =  \
 929 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/d10v-opc.o
 930 am_d10v_run_OBJECTS =
 931 d10v_run_OBJECTS = $(am_d10v_run_OBJECTS)
 932 @SIM_ENABLE_ARCH_d10v_TRUE@d10v_run_DEPENDENCIES = d10v/nrun.o \
 933 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/libsim.a $(am__DEPENDENCIES_4)
 934 am_erc32_run_OBJECTS =
 935 erc32_run_OBJECTS = $(am_erc32_run_OBJECTS)
 936 @SIM_ENABLE_ARCH_erc32_TRUE@erc32_run_DEPENDENCIES = erc32/sis.o \
 937 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/libsim.a \
 938 @SIM_ENABLE_ARCH_erc32_TRUE@    $(am__DEPENDENCIES_4) \
 939 @SIM_ENABLE_ARCH_erc32_TRUE@    $(am__DEPENDENCIES_1) \
 940 @SIM_ENABLE_ARCH_erc32_TRUE@    $(am__DEPENDENCIES_1)
 941 erc32_sis_SOURCES = erc32/sis.c
 942 erc32_sis_OBJECTS = erc32/sis.$(OBJEXT)
 943 erc32_sis_LDADD = $(LDADD)
 944 am_example_synacor_run_OBJECTS =
 945 example_synacor_run_OBJECTS = $(am_example_synacor_run_OBJECTS)
 946 @SIM_ENABLE_ARCH_examples_TRUE@example_synacor_run_DEPENDENCIES =  \
 947 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/nrun.o \
 948 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/libsim.a \
 949 @SIM_ENABLE_ARCH_examples_TRUE@ $(am__DEPENDENCIES_4)
 950 am_frv_run_OBJECTS =
 951 frv_run_OBJECTS = $(am_frv_run_OBJECTS)
 952 @SIM_ENABLE_ARCH_frv_TRUE@frv_run_DEPENDENCIES = frv/nrun.o \
 953 @SIM_ENABLE_ARCH_frv_TRUE@      frv/libsim.a $(am__DEPENDENCIES_4)
 954 am_ft32_run_OBJECTS =
 955 ft32_run_OBJECTS = $(am_ft32_run_OBJECTS)
 956 @SIM_ENABLE_ARCH_ft32_TRUE@ft32_run_DEPENDENCIES = ft32/nrun.o \
 957 @SIM_ENABLE_ARCH_ft32_TRUE@     ft32/libsim.a $(am__DEPENDENCIES_4)
 958 am_h8300_run_OBJECTS =
 959 h8300_run_OBJECTS = $(am_h8300_run_OBJECTS)
 960 @SIM_ENABLE_ARCH_h8300_TRUE@h8300_run_DEPENDENCIES = h8300/nrun.o \
 961 @SIM_ENABLE_ARCH_h8300_TRUE@    h8300/libsim.a \
 962 @SIM_ENABLE_ARCH_h8300_TRUE@    $(am__DEPENDENCIES_4)
 963 am_igen_filter_OBJECTS =
 964 igen_filter_OBJECTS = $(am_igen_filter_OBJECTS)
 965 @SIM_ENABLE_IGEN_TRUE@igen_filter_DEPENDENCIES = igen/filter-main.o \
 966 @SIM_ENABLE_IGEN_TRUE@  igen/libigen.a
 967 am_igen_gen_OBJECTS =
 968 igen_gen_OBJECTS = $(am_igen_gen_OBJECTS)
 969 @SIM_ENABLE_IGEN_TRUE@igen_gen_DEPENDENCIES = igen/gen-main.o \
 970 @SIM_ENABLE_IGEN_TRUE@  igen/libigen.a
 971 @SIM_ENABLE_IGEN_TRUE@am_igen_igen_OBJECTS = igen/igen.$(OBJEXT)
 972 igen_igen_OBJECTS = $(am_igen_igen_OBJECTS)
 973 @SIM_ENABLE_IGEN_TRUE@igen_igen_DEPENDENCIES = igen/libigen.a
 974 am_igen_ld_cache_OBJECTS =
 975 igen_ld_cache_OBJECTS = $(am_igen_ld_cache_OBJECTS)
 976 @SIM_ENABLE_IGEN_TRUE@igen_ld_cache_DEPENDENCIES =  \
 977 @SIM_ENABLE_IGEN_TRUE@  igen/ld-cache-main.o igen/libigen.a
 978 am_igen_ld_decode_OBJECTS =
 979 igen_ld_decode_OBJECTS = $(am_igen_ld_decode_OBJECTS)
 980 @SIM_ENABLE_IGEN_TRUE@igen_ld_decode_DEPENDENCIES =  \
 981 @SIM_ENABLE_IGEN_TRUE@  igen/ld-decode-main.o igen/libigen.a
 982 am_igen_ld_insn_OBJECTS =
 983 igen_ld_insn_OBJECTS = $(am_igen_ld_insn_OBJECTS)
 984 @SIM_ENABLE_IGEN_TRUE@igen_ld_insn_DEPENDENCIES = igen/ld-insn-main.o \
 985 @SIM_ENABLE_IGEN_TRUE@  igen/libigen.a
 986 am_igen_table_OBJECTS =
 987 igen_table_OBJECTS = $(am_igen_table_OBJECTS)
 988 @SIM_ENABLE_IGEN_TRUE@igen_table_DEPENDENCIES = igen/table-main.o \
 989 @SIM_ENABLE_IGEN_TRUE@  igen/libigen.a
 990 am_iq2000_run_OBJECTS =
 991 iq2000_run_OBJECTS = $(am_iq2000_run_OBJECTS)
 992 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_run_DEPENDENCIES = iq2000/nrun.o \
 993 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/libsim.a \
 994 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(am__DEPENDENCIES_4)
 995 am_lm32_run_OBJECTS =
 996 lm32_run_OBJECTS = $(am_lm32_run_OBJECTS)
 997 @SIM_ENABLE_ARCH_lm32_TRUE@lm32_run_DEPENDENCIES = lm32/nrun.o \
 998 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/libsim.a $(am__DEPENDENCIES_4)
 999 @SIM_ENABLE_ARCH_m32c_TRUE@am_m32c_opc2c_OBJECTS =  \
1000 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/opc2c.$(OBJEXT)
1001 m32c_opc2c_OBJECTS = $(am_m32c_opc2c_OBJECTS)
1002 m32c_opc2c_LDADD = $(LDADD)
1003 am_m32c_run_OBJECTS =
1004 m32c_run_OBJECTS = $(am_m32c_run_OBJECTS)
1005 @SIM_ENABLE_ARCH_m32c_TRUE@m32c_run_DEPENDENCIES = m32c/main.o \
1006 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/libsim.a $(am__DEPENDENCIES_4)
1007 am_m32r_run_OBJECTS =
1008 m32r_run_OBJECTS = $(am_m32r_run_OBJECTS)
1009 @SIM_ENABLE_ARCH_m32r_TRUE@m32r_run_DEPENDENCIES = m32r/nrun.o \
1010 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/libsim.a $(am__DEPENDENCIES_4)
1011 @SIM_ENABLE_ARCH_m68hc11_TRUE@am_m68hc11_gencode_OBJECTS =  \
1012 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/gencode.$(OBJEXT)
1013 m68hc11_gencode_OBJECTS = $(am_m68hc11_gencode_OBJECTS)
1014 m68hc11_gencode_LDADD = $(LDADD)
1015 am_m68hc11_run_OBJECTS =
1016 m68hc11_run_OBJECTS = $(am_m68hc11_run_OBJECTS)
1017 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_run_DEPENDENCIES =  \
1018 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/nrun.o m68hc11/libsim.a \
1019 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(am__DEPENDENCIES_4)
1020 am_mcore_run_OBJECTS =
1021 mcore_run_OBJECTS = $(am_mcore_run_OBJECTS)
1022 @SIM_ENABLE_ARCH_mcore_TRUE@mcore_run_DEPENDENCIES = mcore/nrun.o \
1023 @SIM_ENABLE_ARCH_mcore_TRUE@    mcore/libsim.a \
1024 @SIM_ENABLE_ARCH_mcore_TRUE@    $(am__DEPENDENCIES_4)
1025 am_microblaze_run_OBJECTS =
1026 microblaze_run_OBJECTS = $(am_microblaze_run_OBJECTS)
1027 @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze_run_DEPENDENCIES =  \
1028 @SIM_ENABLE_ARCH_microblaze_TRUE@       microblaze/nrun.o \
1029 @SIM_ENABLE_ARCH_microblaze_TRUE@       microblaze/libsim.a \
1030 @SIM_ENABLE_ARCH_microblaze_TRUE@       $(am__DEPENDENCIES_4)
1031 am_mips_run_OBJECTS =
1032 mips_run_OBJECTS = $(am_mips_run_OBJECTS)
1033 @SIM_ENABLE_ARCH_mips_TRUE@mips_run_DEPENDENCIES = mips/nrun.o \
1034 @SIM_ENABLE_ARCH_mips_TRUE@     mips/libsim.a $(am__DEPENDENCIES_4)
1035 am_mn10300_run_OBJECTS =
1036 mn10300_run_OBJECTS = $(am_mn10300_run_OBJECTS)
1037 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_run_DEPENDENCIES =  \
1038 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/nrun.o mn10300/libsim.a \
1039 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(am__DEPENDENCIES_4)
1040 am_moxie_run_OBJECTS =
1041 moxie_run_OBJECTS = $(am_moxie_run_OBJECTS)
1042 @SIM_ENABLE_ARCH_moxie_TRUE@moxie_run_DEPENDENCIES = moxie/nrun.o \
1043 @SIM_ENABLE_ARCH_moxie_TRUE@    moxie/libsim.a \
1044 @SIM_ENABLE_ARCH_moxie_TRUE@    $(am__DEPENDENCIES_4)
1045 am_msp430_run_OBJECTS =
1046 msp430_run_OBJECTS = $(am_msp430_run_OBJECTS)
1047 @SIM_ENABLE_ARCH_msp430_TRUE@msp430_run_DEPENDENCIES = msp430/nrun.o \
1048 @SIM_ENABLE_ARCH_msp430_TRUE@   msp430/libsim.a \
1049 @SIM_ENABLE_ARCH_msp430_TRUE@   $(am__DEPENDENCIES_4)
1050 am_or1k_run_OBJECTS =
1051 or1k_run_OBJECTS = $(am_or1k_run_OBJECTS)
1052 @SIM_ENABLE_ARCH_or1k_TRUE@or1k_run_DEPENDENCIES = or1k/nrun.o \
1053 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/libsim.a $(am__DEPENDENCIES_4)
1054 ppc_psim_SOURCES = ppc/psim.c
1055 ppc_psim_OBJECTS = ppc/psim.$(OBJEXT)
1056 ppc_psim_LDADD = $(LDADD)
1057 am_ppc_run_OBJECTS =
1058 ppc_run_OBJECTS = $(am_ppc_run_OBJECTS)
1059 @SIM_ENABLE_ARCH_ppc_TRUE@ppc_run_DEPENDENCIES = ppc/main.o \
1060 @SIM_ENABLE_ARCH_ppc_TRUE@      ppc/libsim.a $(am__DEPENDENCIES_4)
1061 am_pru_run_OBJECTS =
1062 pru_run_OBJECTS = $(am_pru_run_OBJECTS)
1063 @SIM_ENABLE_ARCH_pru_TRUE@pru_run_DEPENDENCIES = pru/nrun.o \
1064 @SIM_ENABLE_ARCH_pru_TRUE@      pru/libsim.a $(am__DEPENDENCIES_4)
1065 am_riscv_run_OBJECTS =
1066 riscv_run_OBJECTS = $(am_riscv_run_OBJECTS)
1067 @SIM_ENABLE_ARCH_riscv_TRUE@riscv_run_DEPENDENCIES = riscv/nrun.o \
1068 @SIM_ENABLE_ARCH_riscv_TRUE@    riscv/libsim.a \
1069 @SIM_ENABLE_ARCH_riscv_TRUE@    $(am__DEPENDENCIES_4)
1070 am_rl78_run_OBJECTS =
1071 rl78_run_OBJECTS = $(am_rl78_run_OBJECTS)
1072 @SIM_ENABLE_ARCH_rl78_TRUE@rl78_run_DEPENDENCIES = rl78/main.o \
1073 @SIM_ENABLE_ARCH_rl78_TRUE@     rl78/libsim.a $(am__DEPENDENCIES_4)
1074 am_rx_run_OBJECTS =
1075 rx_run_OBJECTS = $(am_rx_run_OBJECTS)
1076 @SIM_ENABLE_ARCH_rx_TRUE@rx_run_DEPENDENCIES = rx/main.o rx/libsim.a \
1077 @SIM_ENABLE_ARCH_rx_TRUE@       $(am__DEPENDENCIES_4)
1078 @SIM_ENABLE_ARCH_sh_TRUE@am_sh_gencode_OBJECTS = sh/gencode.$(OBJEXT)
1079 sh_gencode_OBJECTS = $(am_sh_gencode_OBJECTS)
1080 sh_gencode_LDADD = $(LDADD)
1081 am_sh_run_OBJECTS =
1082 sh_run_OBJECTS = $(am_sh_run_OBJECTS)
1083 @SIM_ENABLE_ARCH_sh_TRUE@sh_run_DEPENDENCIES = sh/nrun.o sh/libsim.a \
1084 @SIM_ENABLE_ARCH_sh_TRUE@       $(am__DEPENDENCIES_4)
1085 testsuite_common_alu_tst_SOURCES = testsuite/common/alu-tst.c
1086 testsuite_common_alu_tst_OBJECTS = testsuite/common/alu-tst.$(OBJEXT)
1087 testsuite_common_alu_tst_LDADD = $(LDADD)
1088 testsuite_common_bits_gen_SOURCES = testsuite/common/bits-gen.c
1089 testsuite_common_bits_gen_OBJECTS =  \
1090         testsuite/common/bits-gen.$(OBJEXT)
1091 testsuite_common_bits_gen_LDADD = $(LDADD)
1092 testsuite_common_bits32m0_SOURCES = testsuite/common/bits32m0.c
1093 testsuite_common_bits32m0_OBJECTS =  \
1094         testsuite/common/bits32m0.$(OBJEXT)
1095 testsuite_common_bits32m0_LDADD = $(LDADD)
1096 testsuite_common_bits32m31_SOURCES = testsuite/common/bits32m31.c
1097 testsuite_common_bits32m31_OBJECTS =  \
1098         testsuite/common/bits32m31.$(OBJEXT)
1099 testsuite_common_bits32m31_LDADD = $(LDADD)
1100 testsuite_common_bits64m0_SOURCES = testsuite/common/bits64m0.c
1101 testsuite_common_bits64m0_OBJECTS =  \
1102         testsuite/common/bits64m0.$(OBJEXT)
1103 testsuite_common_bits64m0_LDADD = $(LDADD)
1104 testsuite_common_bits64m63_SOURCES = testsuite/common/bits64m63.c
1105 testsuite_common_bits64m63_OBJECTS =  \
1106         testsuite/common/bits64m63.$(OBJEXT)
1107 testsuite_common_bits64m63_LDADD = $(LDADD)
1108 testsuite_common_fpu_tst_SOURCES = testsuite/common/fpu-tst.c
1109 testsuite_common_fpu_tst_OBJECTS = testsuite/common/fpu-tst.$(OBJEXT)
1110 testsuite_common_fpu_tst_LDADD = $(LDADD)
1111 am_v850_run_OBJECTS =
1112 v850_run_OBJECTS = $(am_v850_run_OBJECTS)
1113 @SIM_ENABLE_ARCH_v850_TRUE@v850_run_DEPENDENCIES = v850/nrun.o \
1114 @SIM_ENABLE_ARCH_v850_TRUE@     v850/libsim.a $(am__DEPENDENCIES_4)
1115 AM_V_P = $(am__v_P_@AM_V@)
1116 am__v_P_ = $(am__v_P_@AM_DEFAULT_V@)
1117 am__v_P_0 = false
1118 am__v_P_1 = :
1119 AM_V_GEN = $(am__v_GEN_@AM_V@)
1120 am__v_GEN_ = $(am__v_GEN_@AM_DEFAULT_V@)
1121 am__v_GEN_0 = @echo "  GEN     " $@;
1122 am__v_GEN_1 =
1123 AM_V_at = $(am__v_at_@AM_V@)
1124 am__v_at_ = $(am__v_at_@AM_DEFAULT_V@)
1125 am__v_at_0 = @
1126 am__v_at_1 =
1127 DEFAULT_INCLUDES = -I.@am__isrc@
1128 depcomp = $(SHELL) $(top_srcdir)/../depcomp
1129 am__depfiles_maybe = depfiles
1130 am__mv = mv -f
1131 COMPILE = $(CC) $(DEFS) $(DEFAULT_INCLUDES) $(INCLUDES) $(AM_CPPFLAGS) \
1132         $(CPPFLAGS) $(AM_CFLAGS) $(CFLAGS)
1133 LTCOMPILE = $(LIBTOOL) $(AM_V_lt) --tag=CC $(AM_LIBTOOLFLAGS) \
1134         $(LIBTOOLFLAGS) --mode=compile $(CC) $(DEFS) \
1135         $(DEFAULT_INCLUDES) $(INCLUDES) $(AM_CPPFLAGS) $(CPPFLAGS) \
1136         $(AM_CFLAGS) $(CFLAGS)
1137 AM_V_CC = $(am__v_CC_@AM_V@)
1138 am__v_CC_ = $(am__v_CC_@AM_DEFAULT_V@)
1139 am__v_CC_0 = @echo "  CC      " $@;
1140 am__v_CC_1 =
1141 CCLD = $(CC)
1142 LINK = $(LIBTOOL) $(AM_V_lt) --tag=CC $(AM_LIBTOOLFLAGS) \
1143         $(LIBTOOLFLAGS) --mode=link $(CCLD) $(AM_CFLAGS) $(CFLAGS) \
1144         $(AM_LDFLAGS) $(LDFLAGS) -o $@
1145 AM_V_CCLD = $(am__v_CCLD_@AM_V@)
1146 am__v_CCLD_ = $(am__v_CCLD_@AM_DEFAULT_V@)
1147 am__v_CCLD_0 = @echo "  CCLD    " $@;
1148 am__v_CCLD_1 =
1149 SOURCES = $(aarch64_libsim_a_SOURCES) $(arm_libsim_a_SOURCES) \
1150         $(avr_libsim_a_SOURCES) $(bfin_libsim_a_SOURCES) \
1151         $(bpf_libsim_a_SOURCES) $(common_libcommon_a_SOURCES) \
1152         $(cr16_libsim_a_SOURCES) $(cris_libsim_a_SOURCES) \
1153         $(d10v_libsim_a_SOURCES) $(erc32_libsim_a_SOURCES) \
1154         $(example_synacor_libsim_a_SOURCES) $(frv_libsim_a_SOURCES) \
1155         $(ft32_libsim_a_SOURCES) $(h8300_libsim_a_SOURCES) \
1156         $(igen_libigen_a_SOURCES) $(iq2000_libsim_a_SOURCES) \
1157         $(lm32_libsim_a_SOURCES) $(m32c_libsim_a_SOURCES) \
1158         $(m32r_libsim_a_SOURCES) $(m68hc11_libsim_a_SOURCES) \
1159         $(mcore_libsim_a_SOURCES) $(microblaze_libsim_a_SOURCES) \
1160         $(mips_libsim_a_SOURCES) $(mn10300_libsim_a_SOURCES) \
1161         $(moxie_libsim_a_SOURCES) $(msp430_libsim_a_SOURCES) \
1162         $(or1k_libsim_a_SOURCES) $(pru_libsim_a_SOURCES) \
1163         $(riscv_libsim_a_SOURCES) $(aarch64_run_SOURCES) \
1164         $(arm_run_SOURCES) $(avr_run_SOURCES) $(bfin_run_SOURCES) \
1165         $(bpf_run_SOURCES) $(cr16_gencode_SOURCES) $(cr16_run_SOURCES) \
1166         $(cris_run_SOURCES) $(cris_rvdummy_SOURCES) \
1167         $(d10v_gencode_SOURCES) $(d10v_run_SOURCES) \
1168         $(erc32_run_SOURCES) erc32/sis.c \
1169         $(example_synacor_run_SOURCES) $(frv_run_SOURCES) \
1170         $(ft32_run_SOURCES) $(h8300_run_SOURCES) \
1171         $(igen_filter_SOURCES) $(igen_gen_SOURCES) \
1172         $(igen_igen_SOURCES) $(igen_ld_cache_SOURCES) \
1173         $(igen_ld_decode_SOURCES) $(igen_ld_insn_SOURCES) \
1174         $(igen_table_SOURCES) $(iq2000_run_SOURCES) \
1175         $(lm32_run_SOURCES) $(m32c_opc2c_SOURCES) $(m32c_run_SOURCES) \
1176         $(m32r_run_SOURCES) $(m68hc11_gencode_SOURCES) \
1177         $(m68hc11_run_SOURCES) $(mcore_run_SOURCES) \
1178         $(microblaze_run_SOURCES) $(mips_run_SOURCES) \
1179         $(mn10300_run_SOURCES) $(moxie_run_SOURCES) \
1180         $(msp430_run_SOURCES) $(or1k_run_SOURCES) ppc/psim.c \
1181         $(ppc_run_SOURCES) $(pru_run_SOURCES) $(riscv_run_SOURCES) \
1182         $(rl78_run_SOURCES) $(rx_run_SOURCES) $(sh_gencode_SOURCES) \
1183         $(sh_run_SOURCES) testsuite/common/alu-tst.c \
1184         testsuite/common/bits-gen.c testsuite/common/bits32m0.c \
1185         testsuite/common/bits32m31.c testsuite/common/bits64m0.c \
1186         testsuite/common/bits64m63.c testsuite/common/fpu-tst.c \
1187         $(v850_run_SOURCES)
1188 RECURSIVE_TARGETS = all-recursive check-recursive cscopelist-recursive \
1189         ctags-recursive dvi-recursive html-recursive info-recursive \
1190         install-data-recursive install-dvi-recursive \
1191         install-exec-recursive install-html-recursive \
1192         install-info-recursive install-pdf-recursive \
1193         install-ps-recursive install-recursive installcheck-recursive \
1194         installdirs-recursive pdf-recursive ps-recursive \
1195         tags-recursive uninstall-recursive
1196 am__can_run_installinfo = \
1197   case $$AM_UPDATE_INFO_DIR in \
1198     n|no|NO) false;; \
1199     *) (install-info --version) >/dev/null 2>&1;; \
1200   esac
1201 am__vpath_adj_setup = srcdirstrip=`echo "$(srcdir)" | sed 's|.|.|g'`;
1202 am__vpath_adj = case $$p in \
1203     $(srcdir)/*) f=`echo "$$p" | sed "s|^$$srcdirstrip/||"`;; \
1204     *) f=$$p;; \
1205   esac;
1206 am__strip_dir = f=`echo $$p | sed -e 's|^.*/||'`;
1207 am__install_max = 40
1208 am__nobase_strip_setup = \
1209   srcdirstrip=`echo "$(srcdir)" | sed 's/[].[^$$\\*|]/\\\\&/g'`
1210 am__nobase_strip = \
1211   for p in $$list; do echo "$$p"; done | sed -e "s|$$srcdirstrip/||"
1212 am__nobase_list = $(am__nobase_strip_setup); \
1213   for p in $$list; do echo "$$p $$p"; done | \
1214   sed "s| $$srcdirstrip/| |;"' / .*\//!s/ .*/ ./; s,\( .*\)/[^/]*$$,\1,' | \
1215   $(AWK) 'BEGIN { files["."] = "" } { files[$$2] = files[$$2] " " $$1; \
1216     if (++n[$$2] == $(am__install_max)) \
1217       { print $$2, files[$$2]; n[$$2] = 0; files[$$2] = "" } } \
1218     END { for (dir in files) print dir, files[dir] }'
1219 am__base_list = \
1220   sed '$$!N;$$!N;$$!N;$$!N;$$!N;$$!N;$$!N;s/\n/ /g' | \
1221   sed '$$!N;$$!N;$$!N;$$!N;s/\n/ /g'
1222 am__uninstall_files_from_dir = { \
1223   test -z "$$files" \
1224     || { test ! -d "$$dir" && test ! -f "$$dir" && test ! -r "$$dir"; } \
1225     || { echo " ( cd '$$dir' && rm -f" $$files ")"; \
1226          $(am__cd) "$$dir" && rm -f $$files; }; \
1227   }
1228 am__installdirs = "$(DESTDIR)$(armdocdir)" "$(DESTDIR)$(dtbdir)" \
1229         "$(DESTDIR)$(erc32docdir)" "$(DESTDIR)$(frvdocdir)" \
1230         "$(DESTDIR)$(or1kdocdir)" "$(DESTDIR)$(ppcdocdir)" \
1231         "$(DESTDIR)$(rxdocdir)" "$(DESTDIR)$(pkgincludedir)"
1232 DATA = $(armdoc_DATA) $(dtb_DATA) $(erc32doc_DATA) $(frvdoc_DATA) \
1233         $(or1kdoc_DATA) $(ppcdoc_DATA) $(rxdoc_DATA)
1234 am__pkginclude_HEADERS_DIST = $(srcroot)/include/sim/callback.h \
1235         $(srcroot)/include/sim/sim.h
1236 HEADERS = $(pkginclude_HEADERS)
1237 RECURSIVE_CLEAN_TARGETS = mostlyclean-recursive clean-recursive \
1238   distclean-recursive maintainer-clean-recursive
1239 am__recursive_targets = \
1240   $(RECURSIVE_TARGETS) \
1241   $(RECURSIVE_CLEAN_TARGETS) \
1242   $(am__extra_recursive_targets)
1243 AM_RECURSIVE_TARGETS = $(am__recursive_targets:-recursive=) TAGS CTAGS \
1244         cscope check recheck
1245 am__tagged_files = $(HEADERS) $(SOURCES) $(TAGS_FILES) \
1246         $(LISP)config.h.in
1247 # Read a list of newline-separated strings from the standard input,
1248 # and print each of them once, without duplicates.  Input order is
1249 # *not* preserved.
1250 am__uniquify_input = $(AWK) '\
1251   BEGIN { nonempty = 0; } \
1252   { items[$$0] = 1; nonempty = 1; } \
1253   END { if (nonempty) { for (i in items) print i; }; } \
1254 '
1255 # Make sure the list of sources is unique.  This is necessary because,
1256 # e.g., the same source file might be shared among _SOURCES variables
1257 # for different programs/libraries.
1258 am__define_uniq_tagged_files = \
1259   list='$(am__tagged_files)'; \
1260   unique=`for i in $$list; do \
1261     if test -f "$$i"; then echo $$i; else echo $(srcdir)/$$i; fi; \
1262   done | $(am__uniquify_input)`
1263 ETAGS = etags
1264 CTAGS = ctags
1265 CSCOPE = cscope
1266 DEJATOOL = $(PACKAGE)
1267 RUNTESTDEFAULTFLAGS = --tool $$tool --srcdir $$srcdir
1268 EXPECT = expect
1269 RUNTEST = runtest
1270 am__tty_colors_dummy = \
1271   mgn= red= grn= lgn= blu= brg= std=; \
1272   am__color_tests=no
1273 am__tty_colors = { \
1274   $(am__tty_colors_dummy); \
1275   if test "X$(AM_COLOR_TESTS)" = Xno; then \
1276     am__color_tests=no; \
1277   elif test "X$(AM_COLOR_TESTS)" = Xalways; then \
1278     am__color_tests=yes; \
1279   elif test "X$$TERM" != Xdumb && { test -t 1; } 2>/dev/null; then \
1280     am__color_tests=yes; \
1281   fi; \
1282   if test $$am__color_tests = yes; then \
1283     red='\e[0;31m'; \
1284     grn='\e[0;32m'; \
1285     lgn='\e[1;32m'; \
1286     blu='\e[1;34m'; \
1287     mgn='\e[0;35m'; \
1288     brg='\e[1m'; \
1289     std='\e[m'; \
1290   fi; \
1291 }
1292 am__recheck_rx = ^[     ]*:recheck:[    ]*
1293 am__global_test_result_rx = ^[  ]*:global-test-result:[         ]*
1294 am__copy_in_global_log_rx = ^[  ]*:copy-in-global-log:[         ]*
1295 # A command that, given a newline-separated list of test names on the
1296 # standard input, print the name of the tests that are to be re-run
1297 # upon "make recheck".
1298 am__list_recheck_tests = $(AWK) '{ \
1299   recheck = 1; \
1300   while ((rc = (getline line < ($$0 ".trs"))) != 0) \
1301     { \
1302       if (rc < 0) \
1303         { \
1304           if ((getline line2 < ($$0 ".log")) < 0) \
1305             recheck = 0; \
1306           break; \
1307         } \
1308       else if (line ~ /$(am__recheck_rx)[nN][Oo]/) \
1309         { \
1310           recheck = 0; \
1311           break; \
1312         } \
1313       else if (line ~ /$(am__recheck_rx)[yY][eE][sS]/) \
1314         { \
1315           break; \
1316         } \
1317     }; \
1318   if (recheck) \
1319     print $$0; \
1320   close ($$0 ".trs"); \
1321   close ($$0 ".log"); \
1322 }'
1323 # A command that, given a newline-separated list of test names on the
1324 # standard input, create the global log from their .trs and .log files.
1325 am__create_global_log = $(AWK) ' \
1326 function fatal(msg) \
1327 { \
1328   print "fatal: making $@: " msg | "cat >&2"; \
1329   exit 1; \
1330 } \
1331 function rst_section(header) \
1332 { \
1333   print header; \
1334   len = length(header); \
1335   for (i = 1; i <= len; i = i + 1) \
1336     printf "="; \
1337   printf "\n\n"; \
1338 } \
1339 { \
1340   copy_in_global_log = 1; \
1341   global_test_result = "RUN"; \
1342   while ((rc = (getline line < ($$0 ".trs"))) != 0) \
1343     { \
1344       if (rc < 0) \
1345          fatal("failed to read from " $$0 ".trs"); \
1346       if (line ~ /$(am__global_test_result_rx)/) \
1347         { \
1348           sub("$(am__global_test_result_rx)", "", line); \
1349           sub("[        ]*$$", "", line); \
1350           global_test_result = line; \
1351         } \
1352       else if (line ~ /$(am__copy_in_global_log_rx)[nN][oO]/) \
1353         copy_in_global_log = 0; \
1354     }; \
1355   if (copy_in_global_log) \
1356     { \
1357       rst_section(global_test_result ": " $$0); \
1358       while ((rc = (getline line < ($$0 ".log"))) != 0) \
1359       { \
1360         if (rc < 0) \
1361           fatal("failed to read from " $$0 ".log"); \
1362         print line; \
1363       }; \
1364       printf "\n"; \
1365     }; \
1366   close ($$0 ".trs"); \
1367   close ($$0 ".log"); \
1368 }'
1369 # Restructured Text title.
1370 am__rst_title = { sed 's/.*/   &   /;h;s/./=/g;p;x;s/ *$$//;p;g' && echo; }
1371 # Solaris 10 'make', and several other traditional 'make' implementations,
1372 # pass "-e" to $(SHELL), and POSIX 2008 even requires this.  Work around it
1373 # by disabling -e (using the XSI extension "set +e") if it's set.
1374 am__sh_e_setup = case $$- in *e*) set +e;; esac
1375 # Default flags passed to test drivers.
1376 am__common_driver_flags = \
1377   --color-tests "$$am__color_tests" \
1378   --enable-hard-errors "$$am__enable_hard_errors" \
1379   --expect-failure "$$am__expect_failure"
1380 # To be inserted before the command running the test.  Creates the
1381 # directory for the log if needed.  Stores in $dir the directory
1382 # containing $f, in $tst the test, in $log the log.  Executes the
1383 # developer- defined test setup AM_TESTS_ENVIRONMENT (if any), and
1384 # passes TESTS_ENVIRONMENT.  Set up options for the wrapper that
1385 # will run the test scripts (or their associated LOG_COMPILER, if
1386 # thy have one).
1387 am__check_pre = \
1388 $(am__sh_e_setup);                                      \
1389 $(am__vpath_adj_setup) $(am__vpath_adj)                 \
1390 $(am__tty_colors);                                      \
1391 srcdir=$(srcdir); export srcdir;                        \
1392 case "$@" in                                            \
1393   */*) am__odir=`echo "./$@" | sed 's|/[^/]*$$||'`;;    \
1394     *) am__odir=.;;                                     \
1395 esac;                                                   \
1396 test "x$$am__odir" = x"." || test -d "$$am__odir"       \
1397   || $(MKDIR_P) "$$am__odir" || exit $$?;               \
1398 if test -f "./$$f"; then dir=./;                        \
1399 elif test -f "$$f"; then dir=;                          \
1400 else dir="$(srcdir)/"; fi;                              \
1401 tst=$$dir$$f; log='$@';                                 \
1402 if test -n '$(DISABLE_HARD_ERRORS)'; then               \
1403   am__enable_hard_errors=no;                            \
1404 else                                                    \
1405   am__enable_hard_errors=yes;                           \
1406 fi;                                                     \
1407 case " $(XFAIL_TESTS) " in                              \
1408   *[\ \ ]$$f[\ \        ]* | *[\ \      ]$$dir$$f[\ \   ]*) \
1409     am__expect_failure=yes;;                            \
1410   *)                                                    \
1411     am__expect_failure=no;;                             \
1412 esac;                                                   \
1413 $(AM_TESTS_ENVIRONMENT) $(TESTS_ENVIRONMENT)
1414 # A shell command to get the names of the tests scripts with any registered
1415 # extension removed (i.e., equivalently, the names of the test logs, with
1416 # the '.log' extension removed).  The result is saved in the shell variable
1417 # '$bases'.  This honors runtime overriding of TESTS and TEST_LOGS.  Sadly,
1418 # we cannot use something simpler, involving e.g., "$(TEST_LOGS:.log=)",
1419 # since that might cause problem with VPATH rewrites for suffix-less tests.
1420 # See also 'test-harness-vpath-rewrite.sh' and 'test-trs-basic.sh'.
1421 am__set_TESTS_bases = \
1422   bases='$(TEST_LOGS)'; \
1423   bases=`for i in $$bases; do echo $$i; done | sed 's/\.log$$//'`; \
1424   bases=`echo $$bases`
1425 RECHECK_LOGS = $(TEST_LOGS)
1426 TEST_SUITE_LOG = test-suite.log
1427 TEST_EXTENSIONS = @EXEEXT@ .test
1428 LOG_DRIVER = $(SHELL) $(top_srcdir)/../test-driver
1429 LOG_COMPILE = $(LOG_COMPILER) $(AM_LOG_FLAGS) $(LOG_FLAGS)
1430 am__set_b = \
1431   case '$@' in \
1432     */*) \
1433       case '$*' in \
1434         */*) b='$*';; \
1435           *) b=`echo '$@' | sed 's/\.log$$//'`; \
1436        esac;; \
1437     *) \
1438       b='$*';; \
1439   esac
1440 am__test_logs1 = $(TESTS:=.log)
1441 am__test_logs2 = $(am__test_logs1:@EXEEXT@.log=.log)
1442 TEST_LOGS = $(am__test_logs2:.test.log=.log)
1443 TEST_LOG_DRIVER = $(SHELL) $(top_srcdir)/../test-driver
1444 TEST_LOG_COMPILE = $(TEST_LOG_COMPILER) $(AM_TEST_LOG_FLAGS) \
1445         $(TEST_LOG_FLAGS)
1446 DIST_SUBDIRS = $(SUBDIRS)
1447 ACLOCAL = @ACLOCAL@
1448 AMTAR = @AMTAR@
1449 AM_DEFAULT_VERBOSITY = @AM_DEFAULT_VERBOSITY@
1450 AR = @AR@
1451 AR_FOR_BUILD = @AR_FOR_BUILD@
1452 AS_FOR_TARGET = @AS_FOR_TARGET@
1453 AS_FOR_TARGET_AARCH64 = @AS_FOR_TARGET_AARCH64@
1454 AS_FOR_TARGET_ARM = @AS_FOR_TARGET_ARM@
1455 AS_FOR_TARGET_AVR = @AS_FOR_TARGET_AVR@
1456 AS_FOR_TARGET_BFIN = @AS_FOR_TARGET_BFIN@
1457 AS_FOR_TARGET_BPF = @AS_FOR_TARGET_BPF@
1458 AS_FOR_TARGET_CR16 = @AS_FOR_TARGET_CR16@
1459 AS_FOR_TARGET_CRIS = @AS_FOR_TARGET_CRIS@
1460 AS_FOR_TARGET_D10V = @AS_FOR_TARGET_D10V@
1461 AS_FOR_TARGET_ERC32 = @AS_FOR_TARGET_ERC32@
1462 AS_FOR_TARGET_EXAMPLE_SYNACOR = @AS_FOR_TARGET_EXAMPLE_SYNACOR@
1463 AS_FOR_TARGET_FRV = @AS_FOR_TARGET_FRV@
1464 AS_FOR_TARGET_FT32 = @AS_FOR_TARGET_FT32@
1465 AS_FOR_TARGET_H8300 = @AS_FOR_TARGET_H8300@
1466 AS_FOR_TARGET_IQ2000 = @AS_FOR_TARGET_IQ2000@
1467 AS_FOR_TARGET_LM32 = @AS_FOR_TARGET_LM32@
1468 AS_FOR_TARGET_M32C = @AS_FOR_TARGET_M32C@
1469 AS_FOR_TARGET_M32R = @AS_FOR_TARGET_M32R@
1470 AS_FOR_TARGET_M68HC11 = @AS_FOR_TARGET_M68HC11@
1471 AS_FOR_TARGET_MCORE = @AS_FOR_TARGET_MCORE@
1472 AS_FOR_TARGET_MICROBLAZE = @AS_FOR_TARGET_MICROBLAZE@
1473 AS_FOR_TARGET_MIPS = @AS_FOR_TARGET_MIPS@
1474 AS_FOR_TARGET_MN10300 = @AS_FOR_TARGET_MN10300@
1475 AS_FOR_TARGET_MOXIE = @AS_FOR_TARGET_MOXIE@
1476 AS_FOR_TARGET_MSP430 = @AS_FOR_TARGET_MSP430@
1477 AS_FOR_TARGET_OR1K = @AS_FOR_TARGET_OR1K@
1478 AS_FOR_TARGET_PPC = @AS_FOR_TARGET_PPC@
1479 AS_FOR_TARGET_PRU = @AS_FOR_TARGET_PRU@
1480 AS_FOR_TARGET_RISCV = @AS_FOR_TARGET_RISCV@
1481 AS_FOR_TARGET_RL78 = @AS_FOR_TARGET_RL78@
1482 AS_FOR_TARGET_RX = @AS_FOR_TARGET_RX@
1483 AS_FOR_TARGET_SH = @AS_FOR_TARGET_SH@
1484 AS_FOR_TARGET_V850 = @AS_FOR_TARGET_V850@
1485 AUTOCONF = @AUTOCONF@
1486 AUTOHEADER = @AUTOHEADER@
1487 AUTOMAKE = @AUTOMAKE@
1488 AWK = @AWK@
1489 CC = @CC@
1490 CCDEPMODE = @CCDEPMODE@
1491 CC_FOR_BUILD = @CC_FOR_BUILD@
1492 CC_FOR_TARGET = @CC_FOR_TARGET@
1493 CC_FOR_TARGET_AARCH64 = @CC_FOR_TARGET_AARCH64@
1494 CC_FOR_TARGET_ARM = @CC_FOR_TARGET_ARM@
1495 CC_FOR_TARGET_AVR = @CC_FOR_TARGET_AVR@
1496 CC_FOR_TARGET_BFIN = @CC_FOR_TARGET_BFIN@
1497 CC_FOR_TARGET_BPF = @CC_FOR_TARGET_BPF@
1498 CC_FOR_TARGET_CR16 = @CC_FOR_TARGET_CR16@
1499 CC_FOR_TARGET_CRIS = @CC_FOR_TARGET_CRIS@
1500 CC_FOR_TARGET_D10V = @CC_FOR_TARGET_D10V@
1501 CC_FOR_TARGET_ERC32 = @CC_FOR_TARGET_ERC32@
1502 CC_FOR_TARGET_EXAMPLE_SYNACOR = @CC_FOR_TARGET_EXAMPLE_SYNACOR@
1503 CC_FOR_TARGET_FRV = @CC_FOR_TARGET_FRV@
1504 CC_FOR_TARGET_FT32 = @CC_FOR_TARGET_FT32@
1505 CC_FOR_TARGET_H8300 = @CC_FOR_TARGET_H8300@
1506 CC_FOR_TARGET_IQ2000 = @CC_FOR_TARGET_IQ2000@
1507 CC_FOR_TARGET_LM32 = @CC_FOR_TARGET_LM32@
1508 CC_FOR_TARGET_M32C = @CC_FOR_TARGET_M32C@
1509 CC_FOR_TARGET_M32R = @CC_FOR_TARGET_M32R@
1510 CC_FOR_TARGET_M68HC11 = @CC_FOR_TARGET_M68HC11@
1511 CC_FOR_TARGET_MCORE = @CC_FOR_TARGET_MCORE@
1512 CC_FOR_TARGET_MICROBLAZE = @CC_FOR_TARGET_MICROBLAZE@
1513 CC_FOR_TARGET_MIPS = @CC_FOR_TARGET_MIPS@
1514 CC_FOR_TARGET_MN10300 = @CC_FOR_TARGET_MN10300@
1515 CC_FOR_TARGET_MOXIE = @CC_FOR_TARGET_MOXIE@
1516 CC_FOR_TARGET_MSP430 = @CC_FOR_TARGET_MSP430@
1517 CC_FOR_TARGET_OR1K = @CC_FOR_TARGET_OR1K@
1518 CC_FOR_TARGET_PPC = @CC_FOR_TARGET_PPC@
1519 CC_FOR_TARGET_PRU = @CC_FOR_TARGET_PRU@
1520 CC_FOR_TARGET_RISCV = @CC_FOR_TARGET_RISCV@
1521 CC_FOR_TARGET_RL78 = @CC_FOR_TARGET_RL78@
1522 CC_FOR_TARGET_RX = @CC_FOR_TARGET_RX@
1523 CC_FOR_TARGET_SH = @CC_FOR_TARGET_SH@
1524 CC_FOR_TARGET_V850 = @CC_FOR_TARGET_V850@
1525 CFLAGS = @CFLAGS@
1526 CFLAGS_FOR_BUILD = @CFLAGS_FOR_BUILD@
1527 CGEN_MAINT = @CGEN_MAINT@
1528 CPP = @CPP@
1529 CPPFLAGS = @CPPFLAGS@
1530 CPPFLAGS_FOR_BUILD = @CPPFLAGS_FOR_BUILD@
1531 CYGPATH_W = @CYGPATH_W@
1532 C_DIALECT = @C_DIALECT@
1533 DEFS = @DEFS@
1534 DEPDIR = @DEPDIR@
1535 DSYMUTIL = @DSYMUTIL@
1536 DTC = @DTC@
1537 DUMPBIN = @DUMPBIN@
1538 ECHO_C = @ECHO_C@
1539 ECHO_N = @ECHO_N@
1540 ECHO_T = @ECHO_T@
1541 EGREP = @EGREP@
1542 EXEEXT = @EXEEXT@
1543 FGREP = @FGREP@
1544 GREP = @GREP@
1545 IGEN_FLAGS_SMP = @IGEN_FLAGS_SMP@
1546 INSTALL = @INSTALL@
1547 INSTALL_DATA = @INSTALL_DATA@
1548 INSTALL_PROGRAM = @INSTALL_PROGRAM@
1549 INSTALL_SCRIPT = @INSTALL_SCRIPT@
1550 INSTALL_STRIP_PROGRAM = @INSTALL_STRIP_PROGRAM@
1551 LD = @LD@
1552 LDFLAGS = @LDFLAGS@
1553 LDFLAGS_FOR_BUILD = @LDFLAGS_FOR_BUILD@
1554 LD_FOR_TARGET = @LD_FOR_TARGET@
1555 LD_FOR_TARGET_AARCH64 = @LD_FOR_TARGET_AARCH64@
1556 LD_FOR_TARGET_ARM = @LD_FOR_TARGET_ARM@
1557 LD_FOR_TARGET_AVR = @LD_FOR_TARGET_AVR@
1558 LD_FOR_TARGET_BFIN = @LD_FOR_TARGET_BFIN@
1559 LD_FOR_TARGET_BPF = @LD_FOR_TARGET_BPF@
1560 LD_FOR_TARGET_CR16 = @LD_FOR_TARGET_CR16@
1561 LD_FOR_TARGET_CRIS = @LD_FOR_TARGET_CRIS@
1562 LD_FOR_TARGET_D10V = @LD_FOR_TARGET_D10V@
1563 LD_FOR_TARGET_ERC32 = @LD_FOR_TARGET_ERC32@
1564 LD_FOR_TARGET_EXAMPLE_SYNACOR = @LD_FOR_TARGET_EXAMPLE_SYNACOR@
1565 LD_FOR_TARGET_FRV = @LD_FOR_TARGET_FRV@
1566 LD_FOR_TARGET_FT32 = @LD_FOR_TARGET_FT32@
1567 LD_FOR_TARGET_H8300 = @LD_FOR_TARGET_H8300@
1568 LD_FOR_TARGET_IQ2000 = @LD_FOR_TARGET_IQ2000@
1569 LD_FOR_TARGET_LM32 = @LD_FOR_TARGET_LM32@
1570 LD_FOR_TARGET_M32C = @LD_FOR_TARGET_M32C@
1571 LD_FOR_TARGET_M32R = @LD_FOR_TARGET_M32R@
1572 LD_FOR_TARGET_M68HC11 = @LD_FOR_TARGET_M68HC11@
1573 LD_FOR_TARGET_MCORE = @LD_FOR_TARGET_MCORE@
1574 LD_FOR_TARGET_MICROBLAZE = @LD_FOR_TARGET_MICROBLAZE@
1575 LD_FOR_TARGET_MIPS = @LD_FOR_TARGET_MIPS@
1576 LD_FOR_TARGET_MN10300 = @LD_FOR_TARGET_MN10300@
1577 LD_FOR_TARGET_MOXIE = @LD_FOR_TARGET_MOXIE@
1578 LD_FOR_TARGET_MSP430 = @LD_FOR_TARGET_MSP430@
1579 LD_FOR_TARGET_OR1K = @LD_FOR_TARGET_OR1K@
1580 LD_FOR_TARGET_PPC = @LD_FOR_TARGET_PPC@
1581 LD_FOR_TARGET_PRU = @LD_FOR_TARGET_PRU@
1582 LD_FOR_TARGET_RISCV = @LD_FOR_TARGET_RISCV@
1583 LD_FOR_TARGET_RL78 = @LD_FOR_TARGET_RL78@
1584 LD_FOR_TARGET_RX = @LD_FOR_TARGET_RX@
1585 LD_FOR_TARGET_SH = @LD_FOR_TARGET_SH@
1586 LD_FOR_TARGET_V850 = @LD_FOR_TARGET_V850@
1587 LIBOBJS = @LIBOBJS@
1588 LIBS = @LIBS@
1589 LIBTOOL = @LIBTOOL@
1590 LIPO = @LIPO@
1591 LN_S = @LN_S@
1592 LTLIBOBJS = @LTLIBOBJS@
1593 MAINT = @MAINT@
1594 MAKEINFO = @MAKEINFO@
1595 MKDIR_P = @MKDIR_P@
1596 NM = @NM@
1597 NMEDIT = @NMEDIT@
1598 OBJDUMP = @OBJDUMP@
1599 OBJEXT = @OBJEXT@
1600 OTOOL = @OTOOL@
1601 OTOOL64 = @OTOOL64@
1602 PACKAGE = @PACKAGE@
1603 PACKAGE_BUGREPORT = @PACKAGE_BUGREPORT@
1604 PACKAGE_NAME = @PACKAGE_NAME@
1605 PACKAGE_STRING = @PACKAGE_STRING@
1606 PACKAGE_TARNAME = @PACKAGE_TARNAME@
1607 PACKAGE_URL = @PACKAGE_URL@
1608 PACKAGE_VERSION = @PACKAGE_VERSION@
1609 PATH_SEPARATOR = @PATH_SEPARATOR@
1610 PKGVERSION = @PKGVERSION@
1611 PKG_CONFIG = @PKG_CONFIG@
1612 PKG_CONFIG_LIBDIR = @PKG_CONFIG_LIBDIR@
1613 PKG_CONFIG_PATH = @PKG_CONFIG_PATH@
1614 RANLIB = @RANLIB@
1615 RANLIB_FOR_BUILD = @RANLIB_FOR_BUILD@
1616 READLINE_CFLAGS = @READLINE_CFLAGS@
1617 READLINE_LIB = @READLINE_LIB@
1618 REPORT_BUGS_TEXI = @REPORT_BUGS_TEXI@
1619 REPORT_BUGS_TO = @REPORT_BUGS_TO@
1620 SDL_CFLAGS = @SDL_CFLAGS@
1621 SDL_LIBS = @SDL_LIBS@
1622 SED = @SED@
1623 SET_MAKE = @SET_MAKE@
1624 SHELL = @SHELL@
1625 SIM_COMMON_BUILD_FALSE = @SIM_COMMON_BUILD_FALSE@
1626 SIM_COMMON_BUILD_TRUE = @SIM_COMMON_BUILD_TRUE@
1627 SIM_ENABLED_ARCHES = @SIM_ENABLED_ARCHES@
1628 SIM_FRV_TRAPDUMP_FLAGS = @SIM_FRV_TRAPDUMP_FLAGS@
1629 SIM_HW_CFLAGS = @SIM_HW_CFLAGS@
1630 SIM_HW_SOCKSER = @SIM_HW_SOCKSER@
1631 SIM_INLINE = @SIM_INLINE@
1632 SIM_MIPS_BITSIZE = @SIM_MIPS_BITSIZE@
1633 SIM_MIPS_FPU_BITSIZE = @SIM_MIPS_FPU_BITSIZE@
1634 SIM_MIPS_GEN = @SIM_MIPS_GEN@
1635 SIM_MIPS_IGEN_ITABLE_FLAGS = @SIM_MIPS_IGEN_ITABLE_FLAGS@
1636 SIM_MIPS_M16_FLAGS = @SIM_MIPS_M16_FLAGS@
1637 SIM_MIPS_MULTI_IGEN_CONFIGS = @SIM_MIPS_MULTI_IGEN_CONFIGS@
1638 SIM_MIPS_MULTI_OBJ = @SIM_MIPS_MULTI_OBJ@
1639 SIM_MIPS_MULTI_SRC = @SIM_MIPS_MULTI_SRC@
1640 SIM_MIPS_SINGLE_FLAGS = @SIM_MIPS_SINGLE_FLAGS@
1641 SIM_MIPS_SUBTARGET = @SIM_MIPS_SUBTARGET@
1642 SIM_PRIMARY_TARGET = @SIM_PRIMARY_TARGET@
1643 SIM_RISCV_BITSIZE = @SIM_RISCV_BITSIZE@
1644 SIM_RX_CYCLE_ACCURATE_FLAGS = @SIM_RX_CYCLE_ACCURATE_FLAGS@
1645 SIM_SUBDIRS = @SIM_SUBDIRS@
1646 SIM_TOOLCHAIN_VARS = @SIM_TOOLCHAIN_VARS@
1647 STRIP = @STRIP@
1648 TERMCAP_LIB = @TERMCAP_LIB@
1649 VERSION = @VERSION@
1650 WARN_CFLAGS = @WARN_CFLAGS@
1651 WERROR_CFLAGS = @WERROR_CFLAGS@
1652 abs_builddir = @abs_builddir@
1653 abs_srcdir = @abs_srcdir@
1654 abs_top_builddir = @abs_top_builddir@
1655 abs_top_srcdir = @abs_top_srcdir@
1656 ac_ct_CC = @ac_ct_CC@
1657 ac_ct_DUMPBIN = @ac_ct_DUMPBIN@
1658 am__include = @am__include@
1659 am__leading_dot = @am__leading_dot@
1660 am__quote = @am__quote@
1661 am__tar = @am__tar@
1662 am__untar = @am__untar@
1663 bindir = @bindir@
1664 build = @build@
1665 build_alias = @build_alias@
1666 build_cpu = @build_cpu@
1667 build_os = @build_os@
1668 build_vendor = @build_vendor@
1669 builddir = @builddir@
1670 cgen = @cgen@
1671 cgendir = @cgendir@
1672 datadir = @datadir@
1673 datarootdir = @datarootdir@
1674 docdir = @docdir@
1675 dvidir = @dvidir@
1676 exec_prefix = @exec_prefix@
1677 host = @host@
1678 host_alias = @host_alias@
1679 host_cpu = @host_cpu@
1680 host_os = @host_os@
1681 host_vendor = @host_vendor@
1682 htmldir = @htmldir@
1683 includedir = @includedir@
1684 infodir = @infodir@
1685 install_sh = @install_sh@
1686 libdir = @libdir@
1687 libexecdir = @libexecdir@
1688 localedir = @localedir@
1689 localstatedir = @localstatedir@
1690 mandir = @mandir@
1691 mkdir_p = @mkdir_p@
1692 oldincludedir = @oldincludedir@
1693 pdfdir = @pdfdir@
1694 prefix = @prefix@
1695 program_transform_name = @program_transform_name@
1696 psdir = @psdir@
1697 sbindir = @sbindir@
1698 sharedstatedir = @sharedstatedir@
1699 sim_bitsize = @sim_bitsize@
1700 sim_float = @sim_float@
1701 srcdir = @srcdir@
1702 subdirs = @subdirs@
1703 sysconfdir = @sysconfdir@
1704 target = @target@
1705 target_alias = @target_alias@
1706 target_cpu = @target_cpu@
1707 target_os = @target_os@
1708 target_vendor = @target_vendor@
1709 top_build_prefix = @top_build_prefix@
1710 top_builddir = @top_builddir@
1711 top_srcdir = @top_srcdir@
1712 AUTOMAKE_OPTIONS = dejagnu foreign no-dist subdir-objects
1713 ACLOCAL_AMFLAGS = -Im4 -I.. -I../config
1714 GNULIB_PARENT_DIR = ..
1715 srccom = $(srcdir)/common
1716 srcroot = $(srcdir)/..
1717 SUBDIRS = @subdirs@ $(SIM_SUBDIRS)
1718 AM_MAKEFLAGS = SIM_NEW_COMMON_OBJS_="$(SIM_NEW_COMMON_OBJS)" \
1719         $(am__append_3) $(am__append_16) $(am__append_30) \
1720         $(am__append_63) $(am__append_74) $(am__append_80) \
1721         $(am__append_93) $(am__append_103)
1722 pkginclude_HEADERS = $(am__append_1)
1723 noinst_LIBRARIES = common/libcommon.a $(am__append_5) $(am__append_8) \
1724         $(am__append_10) $(am__append_12) $(am__append_14) \
1725         $(am__append_17) $(am__append_22) $(am__append_28) \
1726         $(am__append_35) $(am__append_41) $(am__append_45) \
1727         $(am__append_47) $(am__append_52) $(am__append_54) \
1728         $(am__append_56) $(am__append_61) $(am__append_67) \
1729         $(am__append_72) $(am__append_78) $(am__append_84) \
1730         $(am__append_86) $(am__append_91) $(am__append_101) \
1731         $(am__append_107) $(am__append_109) $(am__append_111) \
1732         $(am__append_117) $(am__append_119)
1733 BUILT_SOURCES = $(am__append_19) $(am__append_24) $(am__append_32) \
1734         $(am__append_37) $(am__append_49) $(am__append_58) \
1735         $(am__append_64) $(am__append_75) $(am__append_94) \
1736         $(am__append_104) $(am__append_113) $(am__append_124) \
1737         $(am__append_129)
1738 CLEANFILES = common/version.c common/version.c-stamp \
1739         testsuite/common/bits-gen testsuite/common/bits32m0.c \
1740         testsuite/common/bits32m31.c testsuite/common/bits64m0.c \
1741         testsuite/common/bits64m63.c
1742 DISTCLEANFILES = $(am__append_100)
1743 MOSTLYCLEANFILES = core $(common_HW_CONFIG_H_TARGETS) $(patsubst \
1744         %,%/stamp-hw,$(SIM_ENABLED_ARCHES)) \
1745         $(common_GEN_MODULES_C_TARGETS) $(patsubst \
1746         %,%/stamp-modules,$(SIM_ENABLED_ARCHES)) $(am__append_7) \
1747         site-sim-config.exp testrun.log testrun.sum $(am__append_21) \
1748         $(am__append_27) $(am__append_34) $(am__append_40) \
1749         $(am__append_51) $(am__append_60) $(am__append_66) \
1750         $(am__append_71) $(am__append_77) $(am__append_83) \
1751         $(am__append_99) $(am__append_106) $(am__append_115) \
1752         $(am__append_127) $(am__append_131)
1753 AM_CFLAGS = $(WERROR_CFLAGS) $(WARN_CFLAGS)
1754 AM_CPPFLAGS = $(INCGNU) -I$(srcroot)/include -I../bfd -I.. \
1755         $(SIM_HW_CFLAGS) $(SIM_INLINE) -I$(srcdir)/common \
1756         -DSIM_COMMON_BUILD
1757 AM_CPPFLAGS_FOR_BUILD = -I$(srcroot)/include $(SIM_HW_CFLAGS) \
1758         $(SIM_INLINE) -I$(srcdir)/common
1759 COMPILE_FOR_BUILD = $(CC_FOR_BUILD) $(AM_CPPFLAGS_FOR_BUILD) $(CPPFLAGS_FOR_BUILD) $(CFLAGS_FOR_BUILD)
1760 LINK_FOR_BUILD = $(CC_FOR_BUILD) $(CFLAGS_FOR_BUILD) $(LDFLAGS_FOR_BUILD) -o $@
1761 SIM_ALL_RECURSIVE_DEPS = common/libcommon.a \
1762         $(common_HW_CONFIG_H_TARGETS) $(common_GEN_MODULES_C_TARGETS) \
1763         $(am__append_4) $(am__append_20) $(am__append_25) \
1764         $(am__append_33) $(am__append_38) $(am__append_50) \
1765         $(am__append_59) $(am__append_65) $(am__append_69) \
1766         $(am__append_76) $(am__append_81) $(am__append_98) \
1767         $(am__append_105) $(am__append_114) $(am__append_125) \
1768         $(am__append_130)
1769 SIM_INSTALL_DATA_LOCAL_DEPS =
1770 SIM_INSTALL_EXEC_LOCAL_DEPS = $(am__append_43)
1771 SIM_UNINSTALL_LOCAL_DEPS = $(am__append_44)
1772 common_libcommon_a_SOURCES = \
1773         common/callback.c \
1774         common/portability.c \
1775         common/sim-load.c \
1776         common/syscall.c \
1777         common/target-newlib-errno.c \
1778         common/target-newlib-open.c \
1779         common/target-newlib-signal.c \
1780         common/target-newlib-syscall.c \
1781         common/version.c
1782
1783 SIM_COMMON_HW_OBJS = \
1784         hw-alloc.o \
1785         hw-base.o \
1786         hw-device.o \
1787         hw-events.o \
1788         hw-handles.o \
1789         hw-instances.o \
1790         hw-ports.o \
1791         hw-properties.o \
1792         hw-tree.o \
1793         sim-hw.o
1794
1795 SIM_NEW_COMMON_OBJS = sim-arange.o sim-bits.o sim-close.o \
1796         sim-command.o sim-config.o sim-core.o sim-cpu.o sim-endian.o \
1797         sim-engine.o sim-events.o sim-fpu.o sim-hload.o sim-hrw.o \
1798         sim-io.o sim-info.o sim-memopt.o sim-model.o sim-module.o \
1799         sim-options.o sim-profile.o sim-reason.o sim-reg.o \
1800         sim-signal.o sim-stop.o sim-syscall.o sim-trace.o sim-utils.o \
1801         sim-watch.o $(am__append_2)
1802 SIM_HW_DEVICES = cfi core pal glue
1803 common_HW_CONFIG_H_TARGETS = $(patsubst %,%/hw-config.h,$(SIM_ENABLED_ARCHES))
1804 am_arch_d = $(subst -,_,$(@D))
1805 GEN_MODULES_C_SRCS = \
1806         $(wildcard \
1807                 $(patsubst %.o,$(abs_srcdir)/%.c,$($(am_arch_d)_libsim_a_OBJECTS) $($(am_arch_d)_libsim_a_LIBADD)) \
1808                 $(filter-out %.o,$(patsubst $(@D)/%.o,$(abs_srcdir)/common/%.c,$($(am_arch_d)_libsim_a_LIBADD))))
1809
1810 common_GEN_MODULES_C_TARGETS = $(patsubst %,%/modules.c,$(filter-out ppc,$(SIM_ENABLED_ARCHES)))
1811 LIBIBERTY_LIB = ../libiberty/libiberty.a
1812 BFD_LIB = ../bfd/libbfd.la
1813 OPCODES_LIB = ../opcodes/libopcodes.la
1814 SIM_COMMON_LIBS = \
1815         $(BFD_LIB) \
1816         $(OPCODES_LIB) \
1817         $(LIBIBERTY_LIB) \
1818         $(LIBGNU) \
1819         $(LIBGNU_EXTRA_LIBS)
1820
1821 GUILE = $(or $(wildcard ../guile/libguile/guile),guile)
1822 CGEN = "$(GUILE) -l $(cgendir)/guile.scm -s"
1823 CGENFLAGS = -v
1824 CGEN_CPU_DIR = $(cgendir)/cpu
1825 CPU_DIR = $(srcroot)/cpu
1826 CGEN_ARCHFILE = $(CPU_DIR)/$(@D).cpu
1827 CGEN_READ_SCM = $(cgendir)/sim.scm
1828 CGEN_ARCH_SCM = $(cgendir)/sim-arch.scm
1829 CGEN_CPU_SCM = $(cgendir)/sim-cpu.scm $(cgendir)/sim-model.scm
1830 CGEN_DECODE_SCM = $(cgendir)/sim-decode.scm
1831 CGEN_DESC_SCM = $(cgendir)/desc.scm $(cgendir)/desc-cpu.scm
1832 CGEN_CPU_EXTR = /extr/
1833 CGEN_CPU_READ = /read/
1834 CGEN_CPU_WRITE = /write/
1835 CGEN_CPU_SEM = /sem/
1836 CGEN_CPU_SEMSW = /semsw/
1837 CGEN_WRAPPER = $(srccom)/cgen.sh
1838 CGEN_GEN_ARCH = \
1839         $(SHELL) $(CGEN_WRAPPER) arch $(srcdir)/$(@D) \
1840                 $(CGEN) $(cgendir) "$(CGENFLAGS)" \
1841                 $(@D) "$$FLAGS" ignored "$$isa" $$mach ignored \
1842                 $(CGEN_ARCHFILE) ignored
1843
1844 CGEN_GEN_CPU = \
1845         $(SHELL) $(CGEN_WRAPPER) cpu $(srcdir)/$(@D) \
1846                 $(CGEN) $(cgendir) "$(CGENFLAGS)" \
1847                 $(@D) "$$FLAGS" $$cpu "$$isa" $$mach "$$SUFFIX" \
1848                 $(CGEN_ARCHFILE) "$$EXTRAFILES"
1849
1850 CGEN_GEN_DEFS = \
1851         $(SHELL) $(CGEN_WRAPPER) defs $(srcdir)/$(@D) \
1852                 $(CGEN) $(cgendir) "$(CGENFLAGS)" \
1853                 $(@D) "$$FLAGS" $$cpu "$$isa" $$mach "$$SUFFIX" \
1854                 $(CGEN_ARCHFILE) ignored
1855
1856 CGEN_GEN_DECODE = \
1857         $(SHELL) $(CGEN_WRAPPER) decode $(srcdir)/$(@D) \
1858                 $(CGEN) $(cgendir) "$(CGENFLAGS)" \
1859                 $(@D) "$$FLAGS" $$cpu "$$isa" $$mach "$$SUFFIX" \
1860                 $(CGEN_ARCHFILE) "$$EXTRAFILES"
1861
1862 CGEN_GEN_CPU_DECODE = \
1863         $(SHELL) $(CGEN_WRAPPER) cpu-decode $(srcdir)/$(@D) \
1864                 $(CGEN) $(cgendir) "$(CGENFLAGS)" \
1865                 $(@D) "$$FLAGS" $$cpu "$$isa" $$mach "$$SUFFIX" \
1866                 $(CGEN_ARCHFILE) "$$EXTRAFILES"
1867
1868 CGEN_GEN_CPU_DESC = \
1869         $(SHELL) $(CGEN_WRAPPER) desc $(srcdir)/$(@D) \
1870                 $(CGEN) $(cgendir) "$(CGENFLAGS)" \
1871                 $(@D) "$$FLAGS" $$cpu "$$isa" $$mach "$$SUFFIX" \
1872                 $(CGEN_ARCHFILE) ignored $$opcfile
1873
1874
1875 # igen leaks memory, and therefore makes AddressSanitizer unhappy.  Disable
1876 # leak detection while running it.
1877 @SIM_ENABLE_IGEN_TRUE@IGEN = igen/igen$(EXEEXT)
1878 @SIM_ENABLE_IGEN_TRUE@IGEN_RUN = ASAN_OPTIONS=detect_leaks=0 $(IGEN) $(IGEN_FLAGS_SMP)
1879 @SIM_ENABLE_IGEN_TRUE@igen_libigen_a_SOURCES = \
1880 @SIM_ENABLE_IGEN_TRUE@  igen/table.c \
1881 @SIM_ENABLE_IGEN_TRUE@  igen/lf.c \
1882 @SIM_ENABLE_IGEN_TRUE@  igen/misc.c \
1883 @SIM_ENABLE_IGEN_TRUE@  igen/filter_host.c \
1884 @SIM_ENABLE_IGEN_TRUE@  igen/ld-decode.c \
1885 @SIM_ENABLE_IGEN_TRUE@  igen/ld-cache.c \
1886 @SIM_ENABLE_IGEN_TRUE@  igen/filter.c \
1887 @SIM_ENABLE_IGEN_TRUE@  igen/ld-insn.c \
1888 @SIM_ENABLE_IGEN_TRUE@  igen/gen-model.c \
1889 @SIM_ENABLE_IGEN_TRUE@  igen/gen-itable.c \
1890 @SIM_ENABLE_IGEN_TRUE@  igen/gen-icache.c \
1891 @SIM_ENABLE_IGEN_TRUE@  igen/gen-semantics.c \
1892 @SIM_ENABLE_IGEN_TRUE@  igen/gen-idecode.c \
1893 @SIM_ENABLE_IGEN_TRUE@  igen/gen-support.c \
1894 @SIM_ENABLE_IGEN_TRUE@  igen/gen-engine.c \
1895 @SIM_ENABLE_IGEN_TRUE@  igen/gen.c
1896
1897 @SIM_ENABLE_IGEN_TRUE@igen_igen_SOURCES = igen/igen.c
1898 @SIM_ENABLE_IGEN_TRUE@igen_igen_LDADD = igen/libigen.a
1899 @SIM_ENABLE_IGEN_TRUE@igen_filter_SOURCES =
1900 @SIM_ENABLE_IGEN_TRUE@igen_filter_LDADD = igen/filter-main.o igen/libigen.a
1901 @SIM_ENABLE_IGEN_TRUE@igen_gen_SOURCES =
1902 @SIM_ENABLE_IGEN_TRUE@igen_gen_LDADD = igen/gen-main.o igen/libigen.a
1903 @SIM_ENABLE_IGEN_TRUE@igen_ld_cache_SOURCES =
1904 @SIM_ENABLE_IGEN_TRUE@igen_ld_cache_LDADD = igen/ld-cache-main.o igen/libigen.a
1905 @SIM_ENABLE_IGEN_TRUE@igen_ld_decode_SOURCES =
1906 @SIM_ENABLE_IGEN_TRUE@igen_ld_decode_LDADD = igen/ld-decode-main.o igen/libigen.a
1907 @SIM_ENABLE_IGEN_TRUE@igen_ld_insn_SOURCES =
1908 @SIM_ENABLE_IGEN_TRUE@igen_ld_insn_LDADD = igen/ld-insn-main.o igen/libigen.a
1909 @SIM_ENABLE_IGEN_TRUE@igen_table_SOURCES =
1910 @SIM_ENABLE_IGEN_TRUE@igen_table_LDADD = igen/table-main.o igen/libigen.a
1911 @SIM_ENABLE_IGEN_TRUE@igen_IGEN_TOOLS = \
1912 @SIM_ENABLE_IGEN_TRUE@  $(IGEN) \
1913 @SIM_ENABLE_IGEN_TRUE@  igen/filter \
1914 @SIM_ENABLE_IGEN_TRUE@  igen/gen \
1915 @SIM_ENABLE_IGEN_TRUE@  igen/ld-cache \
1916 @SIM_ENABLE_IGEN_TRUE@  igen/ld-decode \
1917 @SIM_ENABLE_IGEN_TRUE@  igen/ld-insn \
1918 @SIM_ENABLE_IGEN_TRUE@  igen/table
1919
1920 EXTRA_DEJAGNU_SITE_CONFIG = site-sim-config.exp
1921
1922 # Custom verbose test variables that automake doesn't provide (yet?).
1923 AM_V_RUNTEST = $(AM_V_RUNTEST_@AM_V@)
1924 AM_V_RUNTEST_ = $(AM_V_RUNTEST_@AM_DEFAULT_V@)
1925 AM_V_RUNTEST_0 = @echo "  RUNTEST  $(RUNTESTFLAGS) $*";
1926 AM_V_RUNTEST_1 =
1927 DO_RUNTEST = \
1928         LC_ALL=C; export LC_ALL; \
1929         EXPECT=${EXPECT} ; export EXPECT ; \
1930         runtest=$(RUNTEST); \
1931         $$runtest $(RUNTESTFLAGS)
1932
1933 testsuite_common_CPPFLAGS = \
1934         -I$(srcdir)/common \
1935         -I$(srcroot)/include \
1936         -I../bfd
1937
1938 @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64_libsim_a_SOURCES =
1939 @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64_libsim_a_LIBADD = \
1940 @SIM_ENABLE_ARCH_aarch64_TRUE@  $(common_libcommon_a_OBJECTS) \
1941 @SIM_ENABLE_ARCH_aarch64_TRUE@  $(patsubst %,aarch64/%,$(SIM_NEW_COMMON_OBJS)) \
1942 @SIM_ENABLE_ARCH_aarch64_TRUE@  $(patsubst %,aarch64/dv-%.o,$(SIM_HW_DEVICES)) \
1943 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/cpustate.o \
1944 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/interp.o \
1945 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/memory.o \
1946 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/modules.o \
1947 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/sim-resume.o \
1948 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/simulator.o
1949
1950 @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64_run_SOURCES =
1951 @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64_run_LDADD = \
1952 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/nrun.o \
1953 @SIM_ENABLE_ARCH_aarch64_TRUE@  aarch64/libsim.a \
1954 @SIM_ENABLE_ARCH_aarch64_TRUE@  $(SIM_COMMON_LIBS)
1955
1956 @SIM_ENABLE_ARCH_arm_TRUE@arm_libsim_a_SOURCES =
1957 @SIM_ENABLE_ARCH_arm_TRUE@arm_libsim_a_LIBADD = \
1958 @SIM_ENABLE_ARCH_arm_TRUE@      $(common_libcommon_a_OBJECTS) \
1959 @SIM_ENABLE_ARCH_arm_TRUE@      arm/wrapper.o \
1960 @SIM_ENABLE_ARCH_arm_TRUE@      $(patsubst %,arm/%,$(SIM_NEW_COMMON_OBJS)) \
1961 @SIM_ENABLE_ARCH_arm_TRUE@      $(patsubst %,arm/dv-%.o,$(SIM_HW_DEVICES)) \
1962 @SIM_ENABLE_ARCH_arm_TRUE@      arm/armemu.o \
1963 @SIM_ENABLE_ARCH_arm_TRUE@      arm/armemu32.o arm/arminit.o arm/armos.o arm/armsupp.o \
1964 @SIM_ENABLE_ARCH_arm_TRUE@      arm/armvirt.o arm/thumbemu.o \
1965 @SIM_ENABLE_ARCH_arm_TRUE@      arm/armcopro.o arm/maverick.o arm/iwmmxt.o \
1966 @SIM_ENABLE_ARCH_arm_TRUE@      arm/modules.o
1967
1968 @SIM_ENABLE_ARCH_arm_TRUE@arm_run_SOURCES =
1969 @SIM_ENABLE_ARCH_arm_TRUE@arm_run_LDADD = \
1970 @SIM_ENABLE_ARCH_arm_TRUE@      arm/nrun.o \
1971 @SIM_ENABLE_ARCH_arm_TRUE@      arm/libsim.a \
1972 @SIM_ENABLE_ARCH_arm_TRUE@      $(SIM_COMMON_LIBS)
1973
1974 @SIM_ENABLE_ARCH_arm_TRUE@armdocdir = $(docdir)/arm
1975 @SIM_ENABLE_ARCH_arm_TRUE@armdoc_DATA = arm/README
1976 @SIM_ENABLE_ARCH_avr_TRUE@avr_libsim_a_SOURCES =
1977 @SIM_ENABLE_ARCH_avr_TRUE@avr_libsim_a_LIBADD = \
1978 @SIM_ENABLE_ARCH_avr_TRUE@      $(common_libcommon_a_OBJECTS) \
1979 @SIM_ENABLE_ARCH_avr_TRUE@      avr/interp.o \
1980 @SIM_ENABLE_ARCH_avr_TRUE@      $(patsubst %,avr/%,$(SIM_NEW_COMMON_OBJS)) \
1981 @SIM_ENABLE_ARCH_avr_TRUE@      $(patsubst %,avr/dv-%.o,$(SIM_HW_DEVICES)) \
1982 @SIM_ENABLE_ARCH_avr_TRUE@      avr/modules.o \
1983 @SIM_ENABLE_ARCH_avr_TRUE@      avr/sim-resume.o
1984
1985 @SIM_ENABLE_ARCH_avr_TRUE@avr_run_SOURCES =
1986 @SIM_ENABLE_ARCH_avr_TRUE@avr_run_LDADD = \
1987 @SIM_ENABLE_ARCH_avr_TRUE@      avr/nrun.o \
1988 @SIM_ENABLE_ARCH_avr_TRUE@      avr/libsim.a \
1989 @SIM_ENABLE_ARCH_avr_TRUE@      $(SIM_COMMON_LIBS)
1990
1991 @SIM_ENABLE_ARCH_bfin_TRUE@bfin_libsim_a_SOURCES =
1992 @SIM_ENABLE_ARCH_bfin_TRUE@bfin_libsim_a_LIBADD = \
1993 @SIM_ENABLE_ARCH_bfin_TRUE@     $(common_libcommon_a_OBJECTS) \
1994 @SIM_ENABLE_ARCH_bfin_TRUE@     $(patsubst %,bfin/%,$(SIM_NEW_COMMON_OBJS)) \
1995 @SIM_ENABLE_ARCH_bfin_TRUE@     $(patsubst %,bfin/dv-%.o,$(SIM_HW_DEVICES)) \
1996 @SIM_ENABLE_ARCH_bfin_TRUE@     $(patsubst %,bfin/dv-%.o,$(bfin_SIM_EXTRA_HW_DEVICES)) \
1997 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/bfin-sim.o \
1998 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/devices.o \
1999 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/gui.o \
2000 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/interp.o \
2001 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/machs.o \
2002 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/modules.o \
2003 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/sim-resume.o
2004
2005 @SIM_ENABLE_ARCH_bfin_TRUE@bfin_run_SOURCES =
2006 @SIM_ENABLE_ARCH_bfin_TRUE@bfin_run_LDADD = \
2007 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/nrun.o \
2008 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin/libsim.a \
2009 @SIM_ENABLE_ARCH_bfin_TRUE@     $(SIM_COMMON_LIBS)
2010
2011 @SIM_ENABLE_ARCH_bfin_TRUE@bfin_SIM_EXTRA_HW_DEVICES = \
2012 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_cec \
2013 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_ctimer \
2014 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_dma \
2015 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_dmac \
2016 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_ebiu_amc \
2017 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_ebiu_ddrc \
2018 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_ebiu_sdc \
2019 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_emac \
2020 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_eppi \
2021 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_evt \
2022 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_gpio \
2023 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_gpio2 \
2024 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_gptimer \
2025 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_jtag \
2026 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_mmu \
2027 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_nfc \
2028 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_otp \
2029 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_pfmon \
2030 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_pint \
2031 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_pll \
2032 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_ppi \
2033 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_rtc \
2034 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_sic \
2035 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_spi \
2036 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_trace \
2037 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_twi \
2038 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_uart \
2039 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_uart2 \
2040 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_wdog \
2041 @SIM_ENABLE_ARCH_bfin_TRUE@     bfin_wp \
2042 @SIM_ENABLE_ARCH_bfin_TRUE@     eth_phy
2043
2044 @SIM_ENABLE_ARCH_bpf_TRUE@bpf_libsim_a_SOURCES =
2045 @SIM_ENABLE_ARCH_bpf_TRUE@bpf_libsim_a_LIBADD = \
2046 @SIM_ENABLE_ARCH_bpf_TRUE@      $(common_libcommon_a_OBJECTS) \
2047 @SIM_ENABLE_ARCH_bpf_TRUE@      $(patsubst %,bpf/%,$(SIM_NEW_COMMON_OBJS)) \
2048 @SIM_ENABLE_ARCH_bpf_TRUE@      $(patsubst %,bpf/dv-%.o,$(SIM_HW_DEVICES)) \
2049 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/modules.o \
2050 @SIM_ENABLE_ARCH_bpf_TRUE@      \
2051 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/cgen-run.o \
2052 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/cgen-scache.o \
2053 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/cgen-trace.o \
2054 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/cgen-utils.o \
2055 @SIM_ENABLE_ARCH_bpf_TRUE@      \
2056 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/arch.o \
2057 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/cpu.o \
2058 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/decode-le.o \
2059 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/decode-be.o \
2060 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/sem-le.o \
2061 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/sem-be.o \
2062 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/mloop-le.o \
2063 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/mloop-be.o \
2064 @SIM_ENABLE_ARCH_bpf_TRUE@      \
2065 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/bpf.o \
2066 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/bpf-helpers.o \
2067 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/sim-if.o \
2068 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/traps.o
2069
2070 @SIM_ENABLE_ARCH_bpf_TRUE@bpf_run_SOURCES =
2071 @SIM_ENABLE_ARCH_bpf_TRUE@bpf_run_LDADD = \
2072 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/nrun.o \
2073 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/libsim.a \
2074 @SIM_ENABLE_ARCH_bpf_TRUE@      $(SIM_COMMON_LIBS)
2075
2076 @SIM_ENABLE_ARCH_bpf_TRUE@bpf_BUILD_OUTPUTS = \
2077 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/mloop-le.c \
2078 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/stamp-mloop-le \
2079 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/mloop-be.c \
2080 @SIM_ENABLE_ARCH_bpf_TRUE@      bpf/stamp-mloop-be
2081
2082 @SIM_ENABLE_ARCH_cr16_TRUE@cr16_libsim_a_SOURCES =
2083 @SIM_ENABLE_ARCH_cr16_TRUE@cr16_libsim_a_LIBADD = \
2084 @SIM_ENABLE_ARCH_cr16_TRUE@     $(common_libcommon_a_OBJECTS) \
2085 @SIM_ENABLE_ARCH_cr16_TRUE@     $(patsubst %,cr16/%,$(SIM_NEW_COMMON_OBJS)) \
2086 @SIM_ENABLE_ARCH_cr16_TRUE@     $(patsubst %,cr16/dv-%.o,$(SIM_HW_DEVICES)) \
2087 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/interp.o \
2088 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/modules.o \
2089 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/sim-resume.o \
2090 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/simops.o \
2091 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/table.o
2092
2093 @SIM_ENABLE_ARCH_cr16_TRUE@cr16_run_SOURCES =
2094 @SIM_ENABLE_ARCH_cr16_TRUE@cr16_run_LDADD = \
2095 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/nrun.o \
2096 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/libsim.a \
2097 @SIM_ENABLE_ARCH_cr16_TRUE@     $(SIM_COMMON_LIBS)
2098
2099 @SIM_ENABLE_ARCH_cr16_TRUE@cr16_BUILD_OUTPUTS = \
2100 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/gencode$(EXEEXT) \
2101 @SIM_ENABLE_ARCH_cr16_TRUE@     cr16/table.c
2102
2103 @SIM_ENABLE_ARCH_cr16_TRUE@cr16_gencode_SOURCES = cr16/gencode.c
2104 @SIM_ENABLE_ARCH_cr16_TRUE@cr16_gencode_LDADD = cr16/cr16-opc.o
2105 @SIM_ENABLE_ARCH_cris_TRUE@cris_libsim_a_SOURCES =
2106 @SIM_ENABLE_ARCH_cris_TRUE@cris_libsim_a_LIBADD = \
2107 @SIM_ENABLE_ARCH_cris_TRUE@     $(common_libcommon_a_OBJECTS) \
2108 @SIM_ENABLE_ARCH_cris_TRUE@     $(patsubst %,cris/%,$(SIM_NEW_COMMON_OBJS)) \
2109 @SIM_ENABLE_ARCH_cris_TRUE@     $(patsubst %,cris/dv-%.o,$(SIM_HW_DEVICES)) \
2110 @SIM_ENABLE_ARCH_cris_TRUE@     $(patsubst %,cris/dv-%.o,$(cris_SIM_EXTRA_HW_DEVICES)) \
2111 @SIM_ENABLE_ARCH_cris_TRUE@     cris/modules.o \
2112 @SIM_ENABLE_ARCH_cris_TRUE@     \
2113 @SIM_ENABLE_ARCH_cris_TRUE@     cris/cgen-run.o \
2114 @SIM_ENABLE_ARCH_cris_TRUE@     cris/cgen-scache.o \
2115 @SIM_ENABLE_ARCH_cris_TRUE@     cris/cgen-trace.o \
2116 @SIM_ENABLE_ARCH_cris_TRUE@     cris/cgen-utils.o \
2117 @SIM_ENABLE_ARCH_cris_TRUE@     \
2118 @SIM_ENABLE_ARCH_cris_TRUE@     cris/arch.o \
2119 @SIM_ENABLE_ARCH_cris_TRUE@     cris/crisv10f.o \
2120 @SIM_ENABLE_ARCH_cris_TRUE@     cris/cpuv10.o \
2121 @SIM_ENABLE_ARCH_cris_TRUE@     cris/decodev10.o \
2122 @SIM_ENABLE_ARCH_cris_TRUE@     cris/modelv10.o \
2123 @SIM_ENABLE_ARCH_cris_TRUE@     cris/mloopv10f.o \
2124 @SIM_ENABLE_ARCH_cris_TRUE@     cris/crisv32f.o \
2125 @SIM_ENABLE_ARCH_cris_TRUE@     cris/cpuv32.o \
2126 @SIM_ENABLE_ARCH_cris_TRUE@     cris/decodev32.o \
2127 @SIM_ENABLE_ARCH_cris_TRUE@     cris/modelv32.o \
2128 @SIM_ENABLE_ARCH_cris_TRUE@     cris/mloopv32f.o \
2129 @SIM_ENABLE_ARCH_cris_TRUE@     \
2130 @SIM_ENABLE_ARCH_cris_TRUE@     cris/sim-if.o \
2131 @SIM_ENABLE_ARCH_cris_TRUE@     cris/traps.o
2132
2133 @SIM_ENABLE_ARCH_cris_TRUE@cris_run_SOURCES =
2134 @SIM_ENABLE_ARCH_cris_TRUE@cris_run_LDADD = \
2135 @SIM_ENABLE_ARCH_cris_TRUE@     cris/nrun.o \
2136 @SIM_ENABLE_ARCH_cris_TRUE@     cris/libsim.a \
2137 @SIM_ENABLE_ARCH_cris_TRUE@     $(SIM_COMMON_LIBS)
2138
2139 @SIM_ENABLE_ARCH_cris_TRUE@cris_SIM_EXTRA_HW_DEVICES = rv cris cris_900000xx
2140 @SIM_ENABLE_ARCH_cris_TRUE@cris_rvdummy_SOURCES = cris/rvdummy.c
2141 @SIM_ENABLE_ARCH_cris_TRUE@cris_rvdummy_LDADD = $(LIBIBERTY_LIB)
2142 @SIM_ENABLE_ARCH_cris_TRUE@cris_BUILD_OUTPUTS = \
2143 @SIM_ENABLE_ARCH_cris_TRUE@     cris/mloopv10f.c \
2144 @SIM_ENABLE_ARCH_cris_TRUE@     cris/stamp-mloop-v10f \
2145 @SIM_ENABLE_ARCH_cris_TRUE@     cris/mloopv32f.c \
2146 @SIM_ENABLE_ARCH_cris_TRUE@     cris/stamp-mloop-v32f
2147
2148 @SIM_ENABLE_ARCH_d10v_TRUE@d10v_libsim_a_SOURCES =
2149 @SIM_ENABLE_ARCH_d10v_TRUE@d10v_libsim_a_LIBADD = \
2150 @SIM_ENABLE_ARCH_d10v_TRUE@     $(common_libcommon_a_OBJECTS) \
2151 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/interp.o \
2152 @SIM_ENABLE_ARCH_d10v_TRUE@     $(patsubst %,d10v/%,$(SIM_NEW_COMMON_OBJS)) \
2153 @SIM_ENABLE_ARCH_d10v_TRUE@     $(patsubst %,d10v/dv-%.o,$(SIM_HW_DEVICES)) \
2154 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/endian.o \
2155 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/modules.o \
2156 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/sim-resume.o \
2157 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/simops.o \
2158 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/table.o
2159
2160 @SIM_ENABLE_ARCH_d10v_TRUE@d10v_run_SOURCES =
2161 @SIM_ENABLE_ARCH_d10v_TRUE@d10v_run_LDADD = \
2162 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/nrun.o \
2163 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/libsim.a \
2164 @SIM_ENABLE_ARCH_d10v_TRUE@     $(SIM_COMMON_LIBS)
2165
2166 @SIM_ENABLE_ARCH_d10v_TRUE@d10v_BUILD_OUTPUTS = \
2167 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/gencode$(EXEEXT) \
2168 @SIM_ENABLE_ARCH_d10v_TRUE@     d10v/table.c
2169
2170 @SIM_ENABLE_ARCH_d10v_TRUE@d10v_gencode_SOURCES = d10v/gencode.c
2171 @SIM_ENABLE_ARCH_d10v_TRUE@d10v_gencode_LDADD = d10v/d10v-opc.o
2172 @SIM_ENABLE_ARCH_erc32_TRUE@erc32_libsim_a_SOURCES =
2173 @SIM_ENABLE_ARCH_erc32_TRUE@erc32_libsim_a_LIBADD = \
2174 @SIM_ENABLE_ARCH_erc32_TRUE@    $(common_libcommon_a_OBJECTS) \
2175 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/erc32.o \
2176 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/exec.o \
2177 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/float.o \
2178 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/func.o \
2179 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/help.o \
2180 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/interf.o \
2181 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/modules.o
2182
2183 @SIM_ENABLE_ARCH_erc32_TRUE@erc32_run_SOURCES =
2184 @SIM_ENABLE_ARCH_erc32_TRUE@erc32_run_LDADD = \
2185 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/sis.o \
2186 @SIM_ENABLE_ARCH_erc32_TRUE@    erc32/libsim.a \
2187 @SIM_ENABLE_ARCH_erc32_TRUE@    $(SIM_COMMON_LIBS) $(READLINE_LIB) $(TERMCAP_LIB)
2188
2189 @SIM_ENABLE_ARCH_erc32_TRUE@erc32docdir = $(docdir)/erc32
2190 @SIM_ENABLE_ARCH_erc32_TRUE@erc32doc_DATA = erc32/README.erc32 erc32/README.gdb erc32/README.sis
2191 @SIM_ENABLE_ARCH_examples_TRUE@example_synacor_libsim_a_SOURCES =
2192 @SIM_ENABLE_ARCH_examples_TRUE@example_synacor_libsim_a_LIBADD = \
2193 @SIM_ENABLE_ARCH_examples_TRUE@ $(common_libcommon_a_OBJECTS) \
2194 @SIM_ENABLE_ARCH_examples_TRUE@ $(patsubst %,example-synacor/%,$(SIM_NEW_COMMON_OBJS)) \
2195 @SIM_ENABLE_ARCH_examples_TRUE@ $(patsubst %,example-synacor/dv-%.o,$(SIM_HW_DEVICES)) \
2196 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/interp.o \
2197 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/modules.o \
2198 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/sim-main.o \
2199 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/sim-resume.o
2200
2201 @SIM_ENABLE_ARCH_examples_TRUE@example_synacor_run_SOURCES =
2202 @SIM_ENABLE_ARCH_examples_TRUE@example_synacor_run_LDADD = \
2203 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/nrun.o \
2204 @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/libsim.a \
2205 @SIM_ENABLE_ARCH_examples_TRUE@ $(SIM_COMMON_LIBS)
2206
2207 @SIM_ENABLE_ARCH_frv_TRUE@frv_libsim_a_SOURCES =
2208 @SIM_ENABLE_ARCH_frv_TRUE@frv_libsim_a_LIBADD = \
2209 @SIM_ENABLE_ARCH_frv_TRUE@      $(common_libcommon_a_OBJECTS) \
2210 @SIM_ENABLE_ARCH_frv_TRUE@      $(patsubst %,frv/%,$(SIM_NEW_COMMON_OBJS)) \
2211 @SIM_ENABLE_ARCH_frv_TRUE@      $(patsubst %,frv/dv-%.o,$(SIM_HW_DEVICES)) \
2212 @SIM_ENABLE_ARCH_frv_TRUE@      frv/modules.o \
2213 @SIM_ENABLE_ARCH_frv_TRUE@      \
2214 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cgen-accfp.o \
2215 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cgen-fpu.o \
2216 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cgen-run.o \
2217 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cgen-scache.o \
2218 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cgen-trace.o \
2219 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cgen-utils.o \
2220 @SIM_ENABLE_ARCH_frv_TRUE@      \
2221 @SIM_ENABLE_ARCH_frv_TRUE@      frv/arch.o \
2222 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cgen-par.o \
2223 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cpu.o \
2224 @SIM_ENABLE_ARCH_frv_TRUE@      frv/decode.o \
2225 @SIM_ENABLE_ARCH_frv_TRUE@      frv/frv.o \
2226 @SIM_ENABLE_ARCH_frv_TRUE@      frv/mloop.o \
2227 @SIM_ENABLE_ARCH_frv_TRUE@      frv/model.o \
2228 @SIM_ENABLE_ARCH_frv_TRUE@      frv/sem.o \
2229 @SIM_ENABLE_ARCH_frv_TRUE@      \
2230 @SIM_ENABLE_ARCH_frv_TRUE@      frv/cache.o \
2231 @SIM_ENABLE_ARCH_frv_TRUE@      frv/interrupts.o \
2232 @SIM_ENABLE_ARCH_frv_TRUE@      frv/memory.o \
2233 @SIM_ENABLE_ARCH_frv_TRUE@      frv/options.o \
2234 @SIM_ENABLE_ARCH_frv_TRUE@      frv/pipeline.o \
2235 @SIM_ENABLE_ARCH_frv_TRUE@      frv/profile.o \
2236 @SIM_ENABLE_ARCH_frv_TRUE@      frv/profile-fr400.o \
2237 @SIM_ENABLE_ARCH_frv_TRUE@      frv/profile-fr450.o \
2238 @SIM_ENABLE_ARCH_frv_TRUE@      frv/profile-fr500.o \
2239 @SIM_ENABLE_ARCH_frv_TRUE@      frv/profile-fr550.o \
2240 @SIM_ENABLE_ARCH_frv_TRUE@      frv/registers.o \
2241 @SIM_ENABLE_ARCH_frv_TRUE@      frv/reset.o \
2242 @SIM_ENABLE_ARCH_frv_TRUE@      frv/sim-if.o \
2243 @SIM_ENABLE_ARCH_frv_TRUE@      frv/traps.o
2244
2245 @SIM_ENABLE_ARCH_frv_TRUE@frv_run_SOURCES =
2246 @SIM_ENABLE_ARCH_frv_TRUE@frv_run_LDADD = \
2247 @SIM_ENABLE_ARCH_frv_TRUE@      frv/nrun.o \
2248 @SIM_ENABLE_ARCH_frv_TRUE@      frv/libsim.a \
2249 @SIM_ENABLE_ARCH_frv_TRUE@      $(SIM_COMMON_LIBS)
2250
2251 @SIM_ENABLE_ARCH_frv_TRUE@frvdocdir = $(docdir)/frv
2252 @SIM_ENABLE_ARCH_frv_TRUE@frvdoc_DATA = frv/README
2253 @SIM_ENABLE_ARCH_frv_TRUE@frv_BUILD_OUTPUTS = \
2254 @SIM_ENABLE_ARCH_frv_TRUE@      frv/mloop.c \
2255 @SIM_ENABLE_ARCH_frv_TRUE@      frv/stamp-mloop
2256
2257 @SIM_ENABLE_ARCH_ft32_TRUE@ft32_libsim_a_SOURCES =
2258 @SIM_ENABLE_ARCH_ft32_TRUE@ft32_libsim_a_LIBADD = \
2259 @SIM_ENABLE_ARCH_ft32_TRUE@     $(common_libcommon_a_OBJECTS) \
2260 @SIM_ENABLE_ARCH_ft32_TRUE@     $(patsubst %,ft32/%,$(SIM_NEW_COMMON_OBJS)) \
2261 @SIM_ENABLE_ARCH_ft32_TRUE@     $(patsubst %,ft32/dv-%.o,$(SIM_HW_DEVICES)) \
2262 @SIM_ENABLE_ARCH_ft32_TRUE@     ft32/interp.o \
2263 @SIM_ENABLE_ARCH_ft32_TRUE@     ft32/modules.o \
2264 @SIM_ENABLE_ARCH_ft32_TRUE@     ft32/sim-resume.o
2265
2266 @SIM_ENABLE_ARCH_ft32_TRUE@ft32_run_SOURCES =
2267 @SIM_ENABLE_ARCH_ft32_TRUE@ft32_run_LDADD = \
2268 @SIM_ENABLE_ARCH_ft32_TRUE@     ft32/nrun.o \
2269 @SIM_ENABLE_ARCH_ft32_TRUE@     ft32/libsim.a \
2270 @SIM_ENABLE_ARCH_ft32_TRUE@     $(SIM_COMMON_LIBS)
2271
2272 @SIM_ENABLE_ARCH_h8300_TRUE@h8300_libsim_a_SOURCES =
2273 @SIM_ENABLE_ARCH_h8300_TRUE@h8300_libsim_a_LIBADD = \
2274 @SIM_ENABLE_ARCH_h8300_TRUE@    $(common_libcommon_a_OBJECTS) \
2275 @SIM_ENABLE_ARCH_h8300_TRUE@    h8300/compile.o \
2276 @SIM_ENABLE_ARCH_h8300_TRUE@    $(patsubst %,h8300/%,$(SIM_NEW_COMMON_OBJS)) \
2277 @SIM_ENABLE_ARCH_h8300_TRUE@    $(patsubst %,h8300/dv-%.o,$(SIM_HW_DEVICES)) \
2278 @SIM_ENABLE_ARCH_h8300_TRUE@    h8300/modules.o \
2279 @SIM_ENABLE_ARCH_h8300_TRUE@    h8300/sim-resume.o
2280
2281 @SIM_ENABLE_ARCH_h8300_TRUE@h8300_run_SOURCES =
2282 @SIM_ENABLE_ARCH_h8300_TRUE@h8300_run_LDADD = \
2283 @SIM_ENABLE_ARCH_h8300_TRUE@    h8300/nrun.o \
2284 @SIM_ENABLE_ARCH_h8300_TRUE@    h8300/libsim.a \
2285 @SIM_ENABLE_ARCH_h8300_TRUE@    $(SIM_COMMON_LIBS)
2286
2287 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_libsim_a_SOURCES =
2288 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_libsim_a_LIBADD = \
2289 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(common_libcommon_a_OBJECTS) \
2290 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(patsubst %,iq2000/%,$(SIM_NEW_COMMON_OBJS)) \
2291 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(patsubst %,iq2000/dv-%.o,$(SIM_HW_DEVICES)) \
2292 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/modules.o \
2293 @SIM_ENABLE_ARCH_iq2000_TRUE@   \
2294 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/cgen-run.o \
2295 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/cgen-scache.o \
2296 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/cgen-trace.o \
2297 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/cgen-utils.o \
2298 @SIM_ENABLE_ARCH_iq2000_TRUE@   \
2299 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/arch.o \
2300 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/cpu.o \
2301 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/decode.o \
2302 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/iq2000.o \
2303 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/sem.o \
2304 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/mloop.o \
2305 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/model.o \
2306 @SIM_ENABLE_ARCH_iq2000_TRUE@   \
2307 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/sim-if.o
2308
2309 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_run_SOURCES =
2310 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_run_LDADD = \
2311 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/nrun.o \
2312 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/libsim.a \
2313 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(SIM_COMMON_LIBS)
2314
2315 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_BUILD_OUTPUTS = \
2316 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/mloop.c \
2317 @SIM_ENABLE_ARCH_iq2000_TRUE@   iq2000/stamp-mloop
2318
2319 @SIM_ENABLE_ARCH_lm32_TRUE@lm32_libsim_a_SOURCES =
2320 @SIM_ENABLE_ARCH_lm32_TRUE@lm32_libsim_a_LIBADD = \
2321 @SIM_ENABLE_ARCH_lm32_TRUE@     $(common_libcommon_a_OBJECTS) \
2322 @SIM_ENABLE_ARCH_lm32_TRUE@     $(patsubst %,lm32/%,$(SIM_NEW_COMMON_OBJS)) \
2323 @SIM_ENABLE_ARCH_lm32_TRUE@     $(patsubst %,lm32/dv-%.o,$(SIM_HW_DEVICES)) \
2324 @SIM_ENABLE_ARCH_lm32_TRUE@     $(patsubst %,lm32/dv-%.o,$(lm32_SIM_EXTRA_HW_DEVICES)) \
2325 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/modules.o \
2326 @SIM_ENABLE_ARCH_lm32_TRUE@     \
2327 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/cgen-run.o \
2328 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/cgen-scache.o \
2329 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/cgen-trace.o \
2330 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/cgen-utils.o \
2331 @SIM_ENABLE_ARCH_lm32_TRUE@     \
2332 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/arch.o \
2333 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/cpu.o \
2334 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/decode.o \
2335 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/sem.o \
2336 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/mloop.o \
2337 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/model.o \
2338 @SIM_ENABLE_ARCH_lm32_TRUE@     \
2339 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/lm32.o \
2340 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/sim-if.o \
2341 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/traps.o \
2342 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/user.o
2343
2344 @SIM_ENABLE_ARCH_lm32_TRUE@lm32_run_SOURCES =
2345 @SIM_ENABLE_ARCH_lm32_TRUE@lm32_run_LDADD = \
2346 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/nrun.o \
2347 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/libsim.a \
2348 @SIM_ENABLE_ARCH_lm32_TRUE@     $(SIM_COMMON_LIBS)
2349
2350 @SIM_ENABLE_ARCH_lm32_TRUE@lm32_SIM_EXTRA_HW_DEVICES = lm32cpu lm32timer lm32uart
2351 @SIM_ENABLE_ARCH_lm32_TRUE@lm32_BUILD_OUTPUTS = \
2352 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/mloop.c \
2353 @SIM_ENABLE_ARCH_lm32_TRUE@     lm32/stamp-mloop
2354
2355 @SIM_ENABLE_ARCH_m32c_TRUE@m32c_libsim_a_SOURCES =
2356 @SIM_ENABLE_ARCH_m32c_TRUE@m32c_libsim_a_LIBADD = \
2357 @SIM_ENABLE_ARCH_m32c_TRUE@     $(common_libcommon_a_OBJECTS) \
2358 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/gdb-if.o \
2359 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/int.o \
2360 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/load.o \
2361 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/m32c.o \
2362 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/mem.o \
2363 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/misc.o \
2364 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/modules.o \
2365 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/r8c.o \
2366 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/reg.o \
2367 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/srcdest.o \
2368 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/syscalls.o \
2369 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/trace.o
2370
2371 @SIM_ENABLE_ARCH_m32c_TRUE@m32c_run_SOURCES =
2372 @SIM_ENABLE_ARCH_m32c_TRUE@m32c_run_LDADD = \
2373 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/main.o \
2374 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/libsim.a \
2375 @SIM_ENABLE_ARCH_m32c_TRUE@     $(SIM_COMMON_LIBS)
2376
2377 @SIM_ENABLE_ARCH_m32c_TRUE@m32c_BUILD_OUTPUTS = \
2378 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/opc2c$(EXEEXT) \
2379 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/m32c.c \
2380 @SIM_ENABLE_ARCH_m32c_TRUE@     m32c/r8c.c
2381
2382 @SIM_ENABLE_ARCH_m32c_TRUE@m32c_opc2c_SOURCES = m32c/opc2c.c
2383
2384 # opc2c leaks memory, and therefore makes AddressSanitizer unhappy.  Disable
2385 # leak detection while running it.
2386 @SIM_ENABLE_ARCH_m32c_TRUE@m32c_OPC2C_RUN = ASAN_OPTIONS=detect_leaks=0 m32c/opc2c$(EXEEXT)
2387 @SIM_ENABLE_ARCH_m32r_TRUE@m32r_libsim_a_SOURCES =
2388 @SIM_ENABLE_ARCH_m32r_TRUE@m32r_libsim_a_LIBADD = \
2389 @SIM_ENABLE_ARCH_m32r_TRUE@     $(common_libcommon_a_OBJECTS) \
2390 @SIM_ENABLE_ARCH_m32r_TRUE@     $(patsubst %,m32r/%,$(SIM_NEW_COMMON_OBJS)) \
2391 @SIM_ENABLE_ARCH_m32r_TRUE@     $(patsubst %,m32r/dv-%.o,$(SIM_HW_DEVICES)) \
2392 @SIM_ENABLE_ARCH_m32r_TRUE@     $(patsubst %,m32r/dv-%.o,$(m32r_SIM_EXTRA_HW_DEVICES)) \
2393 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/modules.o \
2394 @SIM_ENABLE_ARCH_m32r_TRUE@     \
2395 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/cgen-run.o \
2396 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/cgen-scache.o \
2397 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/cgen-trace.o \
2398 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/cgen-utils.o \
2399 @SIM_ENABLE_ARCH_m32r_TRUE@     \
2400 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/arch.o \
2401 @SIM_ENABLE_ARCH_m32r_TRUE@     \
2402 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/m32r.o \
2403 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/cpu.o \
2404 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/decode.o \
2405 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/sem.o \
2406 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/model.o \
2407 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/mloop.o \
2408 @SIM_ENABLE_ARCH_m32r_TRUE@     \
2409 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/m32rx.o \
2410 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/cpux.o \
2411 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/decodex.o \
2412 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/modelx.o \
2413 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/mloopx.o \
2414 @SIM_ENABLE_ARCH_m32r_TRUE@     \
2415 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/m32r2.o \
2416 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/cpu2.o \
2417 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/decode2.o \
2418 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/model2.o \
2419 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/mloop2.o \
2420 @SIM_ENABLE_ARCH_m32r_TRUE@     \
2421 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/sim-if.o \
2422 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/traps.o
2423
2424 @SIM_ENABLE_ARCH_m32r_TRUE@m32r_run_SOURCES =
2425 @SIM_ENABLE_ARCH_m32r_TRUE@m32r_run_LDADD = \
2426 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/nrun.o \
2427 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/libsim.a \
2428 @SIM_ENABLE_ARCH_m32r_TRUE@     $(SIM_COMMON_LIBS)
2429
2430 @SIM_ENABLE_ARCH_m32r_TRUE@m32r_SIM_EXTRA_HW_DEVICES = m32r_cache m32r_uart
2431 @SIM_ENABLE_ARCH_m32r_TRUE@m32r_BUILD_OUTPUTS = \
2432 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/mloop.c \
2433 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/stamp-mloop \
2434 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/mloopx.c \
2435 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/stamp-mloop-x \
2436 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/mloop2.c \
2437 @SIM_ENABLE_ARCH_m32r_TRUE@     m32r/stamp-mloop-2
2438
2439 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_libsim_a_SOURCES =
2440 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_libsim_a_LIBADD = \
2441 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(common_libcommon_a_OBJECTS) \
2442 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/interp.o \
2443 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/m68hc11int.o \
2444 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/m68hc12int.o \
2445 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/emulos.o \
2446 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/interrupts.o \
2447 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/m68hc11_sim.o \
2448 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(patsubst %,m68hc11/%,$(SIM_NEW_COMMON_OBJS)) \
2449 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(patsubst %,m68hc11/dv-%.o,$(SIM_HW_DEVICES)) \
2450 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(patsubst %,m68hc11/dv-%.o,$(m68hc11_SIM_EXTRA_HW_DEVICES)) \
2451 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/modules.o \
2452 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/sim-resume.o
2453
2454 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_run_SOURCES =
2455 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_run_LDADD = \
2456 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/nrun.o \
2457 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/libsim.a \
2458 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(SIM_COMMON_LIBS)
2459
2460 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_SIM_EXTRA_HW_DEVICES = m68hc11 m68hc11sio m68hc11eepr m68hc11tim m68hc11spi nvram
2461 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_BUILD_OUTPUTS = \
2462 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/gencode$(EXEEXT) \
2463 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/m68hc11int.c \
2464 @SIM_ENABLE_ARCH_m68hc11_TRUE@  m68hc11/m68hc12int.c
2465
2466 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_gencode_SOURCES = m68hc11/gencode.c
2467 @SIM_ENABLE_ARCH_mcore_TRUE@mcore_libsim_a_SOURCES =
2468 @SIM_ENABLE_ARCH_mcore_TRUE@mcore_libsim_a_LIBADD = \
2469 @SIM_ENABLE_ARCH_mcore_TRUE@    $(common_libcommon_a_OBJECTS) \
2470 @SIM_ENABLE_ARCH_mcore_TRUE@    mcore/interp.o \
2471 @SIM_ENABLE_ARCH_mcore_TRUE@    $(patsubst %,mcore/%,$(SIM_NEW_COMMON_OBJS)) \
2472 @SIM_ENABLE_ARCH_mcore_TRUE@    $(patsubst %,mcore/dv-%.o,$(SIM_HW_DEVICES)) \
2473 @SIM_ENABLE_ARCH_mcore_TRUE@    mcore/modules.o \
2474 @SIM_ENABLE_ARCH_mcore_TRUE@    mcore/sim-resume.o
2475
2476 @SIM_ENABLE_ARCH_mcore_TRUE@mcore_run_SOURCES =
2477 @SIM_ENABLE_ARCH_mcore_TRUE@mcore_run_LDADD = \
2478 @SIM_ENABLE_ARCH_mcore_TRUE@    mcore/nrun.o \
2479 @SIM_ENABLE_ARCH_mcore_TRUE@    mcore/libsim.a \
2480 @SIM_ENABLE_ARCH_mcore_TRUE@    $(SIM_COMMON_LIBS)
2481
2482 @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze_libsim_a_SOURCES =
2483 @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze_libsim_a_LIBADD = \
2484 @SIM_ENABLE_ARCH_microblaze_TRUE@       $(common_libcommon_a_OBJECTS) \
2485 @SIM_ENABLE_ARCH_microblaze_TRUE@       microblaze/interp.o \
2486 @SIM_ENABLE_ARCH_microblaze_TRUE@       $(patsubst %,microblaze/%,$(SIM_NEW_COMMON_OBJS)) \
2487 @SIM_ENABLE_ARCH_microblaze_TRUE@       $(patsubst %,microblaze/dv-%.o,$(SIM_HW_DEVICES)) \
2488 @SIM_ENABLE_ARCH_microblaze_TRUE@       microblaze/modules.o \
2489 @SIM_ENABLE_ARCH_microblaze_TRUE@       microblaze/sim-resume.o
2490
2491 @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze_run_SOURCES =
2492 @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze_run_LDADD = \
2493 @SIM_ENABLE_ARCH_microblaze_TRUE@       microblaze/nrun.o \
2494 @SIM_ENABLE_ARCH_microblaze_TRUE@       microblaze/libsim.a \
2495 @SIM_ENABLE_ARCH_microblaze_TRUE@       $(SIM_COMMON_LIBS)
2496
2497 @SIM_ENABLE_ARCH_mips_TRUE@mips_GEN_OBJ = $(am__append_88) \
2498 @SIM_ENABLE_ARCH_mips_TRUE@     $(am__append_89) $(am__append_90)
2499 @SIM_ENABLE_ARCH_mips_TRUE@mips_libsim_a_SOURCES =
2500 @SIM_ENABLE_ARCH_mips_TRUE@mips_libsim_a_LIBADD = \
2501 @SIM_ENABLE_ARCH_mips_TRUE@     $(common_libcommon_a_OBJECTS) \
2502 @SIM_ENABLE_ARCH_mips_TRUE@     mips/interp.o \
2503 @SIM_ENABLE_ARCH_mips_TRUE@     $(mips_GEN_OBJ) \
2504 @SIM_ENABLE_ARCH_mips_TRUE@     $(patsubst %,mips/%,$(SIM_NEW_COMMON_OBJS)) \
2505 @SIM_ENABLE_ARCH_mips_TRUE@     $(patsubst %,mips/dv-%.o,$(SIM_HW_DEVICES)) \
2506 @SIM_ENABLE_ARCH_mips_TRUE@     $(patsubst %,mips/dv-%.o,$(mips_SIM_EXTRA_HW_DEVICES)) \
2507 @SIM_ENABLE_ARCH_mips_TRUE@     mips/cp1.o \
2508 @SIM_ENABLE_ARCH_mips_TRUE@     mips/dsp.o \
2509 @SIM_ENABLE_ARCH_mips_TRUE@     mips/mdmx.o \
2510 @SIM_ENABLE_ARCH_mips_TRUE@     mips/modules.o \
2511 @SIM_ENABLE_ARCH_mips_TRUE@     mips/sim-main.o \
2512 @SIM_ENABLE_ARCH_mips_TRUE@     mips/sim-resume.o
2513
2514 @SIM_ENABLE_ARCH_mips_TRUE@EXTRA_mips_libsim_a_DEPENDENCIES = $(SIM_MIPS_MULTI_OBJ)
2515 @SIM_ENABLE_ARCH_mips_TRUE@mips_run_SOURCES =
2516 @SIM_ENABLE_ARCH_mips_TRUE@mips_run_LDADD = \
2517 @SIM_ENABLE_ARCH_mips_TRUE@     mips/nrun.o \
2518 @SIM_ENABLE_ARCH_mips_TRUE@     mips/libsim.a \
2519 @SIM_ENABLE_ARCH_mips_TRUE@     $(SIM_COMMON_LIBS)
2520
2521 @SIM_ENABLE_ARCH_mips_TRUE@mips_SIM_EXTRA_HW_DEVICES = tx3904cpu tx3904irc tx3904tmr tx3904sio
2522 @SIM_ENABLE_ARCH_mips_TRUE@mips_BUILT_SRC_FROM_IGEN_ITABLE = \
2523 @SIM_ENABLE_ARCH_mips_TRUE@     mips/itable.h \
2524 @SIM_ENABLE_ARCH_mips_TRUE@     mips/itable.c
2525
2526 @SIM_ENABLE_ARCH_mips_TRUE@mips_BUILT_SRC_FROM_GEN_MODE_SINGLE = \
2527 @SIM_ENABLE_ARCH_mips_TRUE@     mips/icache.h \
2528 @SIM_ENABLE_ARCH_mips_TRUE@     mips/icache.c \
2529 @SIM_ENABLE_ARCH_mips_TRUE@     mips/idecode.h \
2530 @SIM_ENABLE_ARCH_mips_TRUE@     mips/idecode.c \
2531 @SIM_ENABLE_ARCH_mips_TRUE@     mips/semantics.h \
2532 @SIM_ENABLE_ARCH_mips_TRUE@     mips/semantics.c \
2533 @SIM_ENABLE_ARCH_mips_TRUE@     mips/model.h \
2534 @SIM_ENABLE_ARCH_mips_TRUE@     mips/model.c \
2535 @SIM_ENABLE_ARCH_mips_TRUE@     mips/support.h \
2536 @SIM_ENABLE_ARCH_mips_TRUE@     mips/support.c \
2537 @SIM_ENABLE_ARCH_mips_TRUE@     mips/engine.h \
2538 @SIM_ENABLE_ARCH_mips_TRUE@     mips/engine.c \
2539 @SIM_ENABLE_ARCH_mips_TRUE@     mips/irun.c
2540
2541 @SIM_ENABLE_ARCH_mips_TRUE@mips_BUILT_SRC_FROM_GEN_MODE_M16_M16 = \
2542 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m16_icache.h \
2543 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m16_icache.c \
2544 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m16_idecode.h \
2545 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m16_idecode.c \
2546 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m16_semantics.h \
2547 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m16_semantics.c \
2548 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m16_model.h \
2549 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m16_model.c \
2550 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m16_support.h \
2551 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m16_support.c \
2552 @SIM_ENABLE_ARCH_mips_TRUE@mips_BUILT_SRC_FROM_GEN_MODE_M16_M32 = \
2553 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m32_icache.h \
2554 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m32_icache.c \
2555 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m32_idecode.h \
2556 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m32_idecode.c \
2557 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m32_semantics.h \
2558 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m32_semantics.c \
2559 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m32_model.h \
2560 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m32_model.c \
2561 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m32_support.h \
2562 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m32_support.c
2563
2564 @SIM_ENABLE_ARCH_mips_TRUE@mips_BUILD_OUTPUTS =  \
2565 @SIM_ENABLE_ARCH_mips_TRUE@     $(mips_BUILT_SRC_FROM_IGEN_ITABLE) \
2566 @SIM_ENABLE_ARCH_mips_TRUE@     mips/stamp-igen-itable \
2567 @SIM_ENABLE_ARCH_mips_TRUE@     $(am__append_95) $(am__append_96) \
2568 @SIM_ENABLE_ARCH_mips_TRUE@     $(am__append_97)
2569 @SIM_ENABLE_ARCH_mips_TRUE@mips_IGEN_TRACE = # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries # -G trace-all
2570 @SIM_ENABLE_ARCH_mips_TRUE@mips_IGEN_INSN = $(srcdir)/mips/mips.igen
2571 @SIM_ENABLE_ARCH_mips_TRUE@mips_IGEN_INSN_INC = \
2572 @SIM_ENABLE_ARCH_mips_TRUE@     mips/dsp.igen \
2573 @SIM_ENABLE_ARCH_mips_TRUE@     mips/dsp2.igen \
2574 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m16.igen \
2575 @SIM_ENABLE_ARCH_mips_TRUE@     mips/m16e.igen \
2576 @SIM_ENABLE_ARCH_mips_TRUE@     mips/mdmx.igen \
2577 @SIM_ENABLE_ARCH_mips_TRUE@     mips/micromipsdsp.igen \
2578 @SIM_ENABLE_ARCH_mips_TRUE@     mips/micromips.igen \
2579 @SIM_ENABLE_ARCH_mips_TRUE@     mips/mips3264r2.igen \
2580 @SIM_ENABLE_ARCH_mips_TRUE@     mips/mips3264r6.igen \
2581 @SIM_ENABLE_ARCH_mips_TRUE@     mips/mips3d.igen \
2582 @SIM_ENABLE_ARCH_mips_TRUE@     mips/sb1.igen \
2583 @SIM_ENABLE_ARCH_mips_TRUE@     mips/tx.igen \
2584 @SIM_ENABLE_ARCH_mips_TRUE@     mips/vr.igen
2585
2586 @SIM_ENABLE_ARCH_mips_TRUE@mips_IGEN_DC = $(srcdir)/mips/mips.dc
2587 @SIM_ENABLE_ARCH_mips_TRUE@mips_M16_DC = $(srcdir)/mips/m16.dc
2588 @SIM_ENABLE_ARCH_mips_TRUE@mips_MICROMIPS32_DC = $(srcdir)/mips/micromips.dc
2589 @SIM_ENABLE_ARCH_mips_TRUE@mips_MICROMIPS16_DC = $(srcdir)/mips/micromips16.dc
2590 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_libsim_a_SOURCES =
2591 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_libsim_a_LIBADD = \
2592 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(common_libcommon_a_OBJECTS) \
2593 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/itable.o \
2594 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/semantics.o \
2595 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/idecode.o \
2596 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/icache.o \
2597 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/engine.o \
2598 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/irun.o \
2599 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/support.o \
2600 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(patsubst %,mn10300/%,$(SIM_NEW_COMMON_OBJS)) \
2601 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(patsubst %,mn10300/dv-%.o,$(SIM_HW_DEVICES)) \
2602 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(patsubst %,mn10300/dv-%.o,$(mn10300_SIM_EXTRA_HW_DEVICES)) \
2603 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/interp.o \
2604 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/modules.o \
2605 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/op_utils.o \
2606 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/sim-resume.o
2607
2608 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_run_SOURCES =
2609 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_run_LDADD = \
2610 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/nrun.o \
2611 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/libsim.a \
2612 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(SIM_COMMON_LIBS)
2613
2614 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_SIM_EXTRA_HW_DEVICES = mn103cpu mn103int mn103tim mn103ser mn103iop
2615 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_BUILT_SRC_FROM_IGEN = \
2616 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/icache.h \
2617 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/icache.c \
2618 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/idecode.h \
2619 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/idecode.c \
2620 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/semantics.h \
2621 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/semantics.c \
2622 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/model.h \
2623 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/model.c \
2624 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/support.h \
2625 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/support.c \
2626 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/itable.h \
2627 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/itable.c \
2628 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/engine.h \
2629 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/engine.c \
2630 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/irun.c
2631
2632 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_BUILD_OUTPUTS = \
2633 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(mn10300_BUILT_SRC_FROM_IGEN) \
2634 @SIM_ENABLE_ARCH_mn10300_TRUE@  mn10300/stamp-igen
2635
2636 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_IGEN_TRACE = # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries
2637 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_IGEN_INSN = $(srcdir)/mn10300/mn10300.igen
2638 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_IGEN_INSN_INC = mn10300/am33.igen mn10300/am33-2.igen
2639 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_IGEN_DC = $(srcdir)/mn10300/mn10300.dc
2640 @SIM_ENABLE_ARCH_moxie_TRUE@moxie_libsim_a_SOURCES =
2641 @SIM_ENABLE_ARCH_moxie_TRUE@moxie_libsim_a_LIBADD = \
2642 @SIM_ENABLE_ARCH_moxie_TRUE@    $(common_libcommon_a_OBJECTS) \
2643 @SIM_ENABLE_ARCH_moxie_TRUE@    $(patsubst %,moxie/%,$(SIM_NEW_COMMON_OBJS)) \
2644 @SIM_ENABLE_ARCH_moxie_TRUE@    $(patsubst %,moxie/dv-%.o,$(SIM_HW_DEVICES)) \
2645 @SIM_ENABLE_ARCH_moxie_TRUE@    moxie/interp.o \
2646 @SIM_ENABLE_ARCH_moxie_TRUE@    moxie/modules.o \
2647 @SIM_ENABLE_ARCH_moxie_TRUE@    moxie/sim-resume.o
2648
2649 @SIM_ENABLE_ARCH_moxie_TRUE@moxie_run_SOURCES =
2650 @SIM_ENABLE_ARCH_moxie_TRUE@moxie_run_LDADD = \
2651 @SIM_ENABLE_ARCH_moxie_TRUE@    moxie/nrun.o \
2652 @SIM_ENABLE_ARCH_moxie_TRUE@    moxie/libsim.a \
2653 @SIM_ENABLE_ARCH_moxie_TRUE@    $(SIM_COMMON_LIBS)
2654
2655 @SIM_ENABLE_ARCH_moxie_TRUE@dtbdir = $(datadir)/gdb/dtb
2656 @SIM_ENABLE_ARCH_moxie_TRUE@dtb_DATA = moxie/moxie-gdb.dtb
2657 @SIM_ENABLE_ARCH_msp430_TRUE@msp430_libsim_a_SOURCES =
2658 @SIM_ENABLE_ARCH_msp430_TRUE@msp430_libsim_a_LIBADD = \
2659 @SIM_ENABLE_ARCH_msp430_TRUE@   $(common_libcommon_a_OBJECTS) \
2660 @SIM_ENABLE_ARCH_msp430_TRUE@   $(patsubst %,msp430/%,$(SIM_NEW_COMMON_OBJS)) \
2661 @SIM_ENABLE_ARCH_msp430_TRUE@   $(patsubst %,msp430/dv-%.o,$(SIM_HW_DEVICES)) \
2662 @SIM_ENABLE_ARCH_msp430_TRUE@   msp430/msp430-sim.o \
2663 @SIM_ENABLE_ARCH_msp430_TRUE@   msp430/modules.o \
2664 @SIM_ENABLE_ARCH_msp430_TRUE@   msp430/sim-resume.o
2665
2666 @SIM_ENABLE_ARCH_msp430_TRUE@msp430_run_SOURCES =
2667 @SIM_ENABLE_ARCH_msp430_TRUE@msp430_run_LDADD = \
2668 @SIM_ENABLE_ARCH_msp430_TRUE@   msp430/nrun.o \
2669 @SIM_ENABLE_ARCH_msp430_TRUE@   msp430/libsim.a \
2670 @SIM_ENABLE_ARCH_msp430_TRUE@   $(SIM_COMMON_LIBS)
2671
2672 @SIM_ENABLE_ARCH_or1k_TRUE@or1k_libsim_a_SOURCES =
2673 @SIM_ENABLE_ARCH_or1k_TRUE@or1k_libsim_a_LIBADD = \
2674 @SIM_ENABLE_ARCH_or1k_TRUE@     $(common_libcommon_a_OBJECTS) \
2675 @SIM_ENABLE_ARCH_or1k_TRUE@     $(patsubst %,or1k/%,$(SIM_NEW_COMMON_OBJS)) \
2676 @SIM_ENABLE_ARCH_or1k_TRUE@     $(patsubst %,or1k/dv-%.o,$(SIM_HW_DEVICES)) \
2677 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/modules.o \
2678 @SIM_ENABLE_ARCH_or1k_TRUE@     \
2679 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/cgen-accfp.o \
2680 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/cgen-fpu.o \
2681 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/cgen-run.o \
2682 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/cgen-scache.o \
2683 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/cgen-trace.o \
2684 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/cgen-utils.o \
2685 @SIM_ENABLE_ARCH_or1k_TRUE@     \
2686 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/arch.o \
2687 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/cpu.o \
2688 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/decode.o \
2689 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/mloop.o \
2690 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/model.o \
2691 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/sem.o \
2692 @SIM_ENABLE_ARCH_or1k_TRUE@     \
2693 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/or1k.o \
2694 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/sim-if.o \
2695 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/traps.o
2696
2697 @SIM_ENABLE_ARCH_or1k_TRUE@or1k_run_SOURCES =
2698 @SIM_ENABLE_ARCH_or1k_TRUE@or1k_run_LDADD = \
2699 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/nrun.o \
2700 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/libsim.a \
2701 @SIM_ENABLE_ARCH_or1k_TRUE@     $(SIM_COMMON_LIBS)
2702
2703 @SIM_ENABLE_ARCH_or1k_TRUE@or1kdocdir = $(docdir)/or1k
2704 @SIM_ENABLE_ARCH_or1k_TRUE@or1kdoc_DATA = or1k/README
2705 @SIM_ENABLE_ARCH_or1k_TRUE@or1k_BUILD_OUTPUTS = \
2706 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/mloop.c \
2707 @SIM_ENABLE_ARCH_or1k_TRUE@     or1k/stamp-mloop
2708
2709 @SIM_ENABLE_ARCH_ppc_TRUE@ppc_run_SOURCES =
2710 @SIM_ENABLE_ARCH_ppc_TRUE@ppc_run_LDADD = \
2711 @SIM_ENABLE_ARCH_ppc_TRUE@      ppc/main.o \
2712 @SIM_ENABLE_ARCH_ppc_TRUE@      ppc/libsim.a \
2713 @SIM_ENABLE_ARCH_ppc_TRUE@      $(SIM_COMMON_LIBS)
2714
2715 @SIM_ENABLE_ARCH_ppc_TRUE@ppcdocdir = $(docdir)/ppc
2716 @SIM_ENABLE_ARCH_ppc_TRUE@ppcdoc_DATA = ppc/BUGS ppc/INSTALL ppc/README ppc/RUN
2717 @SIM_ENABLE_ARCH_pru_TRUE@pru_libsim_a_SOURCES =
2718 @SIM_ENABLE_ARCH_pru_TRUE@pru_libsim_a_LIBADD = \
2719 @SIM_ENABLE_ARCH_pru_TRUE@      $(common_libcommon_a_OBJECTS) \
2720 @SIM_ENABLE_ARCH_pru_TRUE@      $(patsubst %,pru/%,$(SIM_NEW_COMMON_OBJS)) \
2721 @SIM_ENABLE_ARCH_pru_TRUE@      $(patsubst %,pru/dv-%.o,$(SIM_HW_DEVICES)) \
2722 @SIM_ENABLE_ARCH_pru_TRUE@      pru/interp.o \
2723 @SIM_ENABLE_ARCH_pru_TRUE@      pru/modules.o \
2724 @SIM_ENABLE_ARCH_pru_TRUE@      pru/sim-resume.o
2725
2726 @SIM_ENABLE_ARCH_pru_TRUE@pru_run_SOURCES =
2727 @SIM_ENABLE_ARCH_pru_TRUE@pru_run_LDADD = \
2728 @SIM_ENABLE_ARCH_pru_TRUE@      pru/nrun.o \
2729 @SIM_ENABLE_ARCH_pru_TRUE@      pru/libsim.a \
2730 @SIM_ENABLE_ARCH_pru_TRUE@      $(SIM_COMMON_LIBS)
2731
2732 @SIM_ENABLE_ARCH_riscv_TRUE@riscv_libsim_a_SOURCES =
2733 @SIM_ENABLE_ARCH_riscv_TRUE@riscv_libsim_a_LIBADD = \
2734 @SIM_ENABLE_ARCH_riscv_TRUE@    $(common_libcommon_a_OBJECTS) \
2735 @SIM_ENABLE_ARCH_riscv_TRUE@    $(patsubst %,riscv/%,$(SIM_NEW_COMMON_OBJS)) \
2736 @SIM_ENABLE_ARCH_riscv_TRUE@    $(patsubst %,riscv/dv-%.o,$(SIM_HW_DEVICES)) \
2737 @SIM_ENABLE_ARCH_riscv_TRUE@    riscv/interp.o \
2738 @SIM_ENABLE_ARCH_riscv_TRUE@    riscv/machs.o \
2739 @SIM_ENABLE_ARCH_riscv_TRUE@    riscv/modules.o \
2740 @SIM_ENABLE_ARCH_riscv_TRUE@    riscv/sim-main.o \
2741 @SIM_ENABLE_ARCH_riscv_TRUE@    riscv/sim-resume.o
2742
2743 @SIM_ENABLE_ARCH_riscv_TRUE@riscv_run_SOURCES =
2744 @SIM_ENABLE_ARCH_riscv_TRUE@riscv_run_LDADD = \
2745 @SIM_ENABLE_ARCH_riscv_TRUE@    riscv/nrun.o \
2746 @SIM_ENABLE_ARCH_riscv_TRUE@    riscv/libsim.a \
2747 @SIM_ENABLE_ARCH_riscv_TRUE@    $(SIM_COMMON_LIBS)
2748
2749 @SIM_ENABLE_ARCH_rl78_TRUE@rl78_run_SOURCES =
2750 @SIM_ENABLE_ARCH_rl78_TRUE@rl78_run_LDADD = \
2751 @SIM_ENABLE_ARCH_rl78_TRUE@     rl78/main.o \
2752 @SIM_ENABLE_ARCH_rl78_TRUE@     rl78/libsim.a \
2753 @SIM_ENABLE_ARCH_rl78_TRUE@     $(SIM_COMMON_LIBS)
2754
2755 @SIM_ENABLE_ARCH_rx_TRUE@rx_run_SOURCES =
2756 @SIM_ENABLE_ARCH_rx_TRUE@rx_run_LDADD = \
2757 @SIM_ENABLE_ARCH_rx_TRUE@       rx/main.o \
2758 @SIM_ENABLE_ARCH_rx_TRUE@       rx/libsim.a \
2759 @SIM_ENABLE_ARCH_rx_TRUE@       $(SIM_COMMON_LIBS)
2760
2761 @SIM_ENABLE_ARCH_rx_TRUE@rxdocdir = $(docdir)/rx
2762 @SIM_ENABLE_ARCH_rx_TRUE@rxdoc_DATA = rx/README.txt
2763 @SIM_ENABLE_ARCH_sh_TRUE@sh_run_SOURCES =
2764 @SIM_ENABLE_ARCH_sh_TRUE@sh_run_LDADD = \
2765 @SIM_ENABLE_ARCH_sh_TRUE@       sh/nrun.o \
2766 @SIM_ENABLE_ARCH_sh_TRUE@       sh/libsim.a \
2767 @SIM_ENABLE_ARCH_sh_TRUE@       $(SIM_COMMON_LIBS)
2768
2769 @SIM_ENABLE_ARCH_sh_TRUE@sh_BUILD_OUTPUTS = \
2770 @SIM_ENABLE_ARCH_sh_TRUE@       sh/gencode$(EXEEXT) \
2771 @SIM_ENABLE_ARCH_sh_TRUE@       sh/table.c
2772
2773 @SIM_ENABLE_ARCH_sh_TRUE@sh_gencode_SOURCES = sh/gencode.c
2774 @SIM_ENABLE_ARCH_v850_TRUE@v850_run_SOURCES =
2775 @SIM_ENABLE_ARCH_v850_TRUE@v850_run_LDADD = \
2776 @SIM_ENABLE_ARCH_v850_TRUE@     v850/nrun.o \
2777 @SIM_ENABLE_ARCH_v850_TRUE@     v850/libsim.a \
2778 @SIM_ENABLE_ARCH_v850_TRUE@     $(SIM_COMMON_LIBS)
2779
2780 @SIM_ENABLE_ARCH_v850_TRUE@v850_BUILT_SRC_FROM_IGEN = \
2781 @SIM_ENABLE_ARCH_v850_TRUE@     v850/icache.h \
2782 @SIM_ENABLE_ARCH_v850_TRUE@     v850/icache.c \
2783 @SIM_ENABLE_ARCH_v850_TRUE@     v850/idecode.h \
2784 @SIM_ENABLE_ARCH_v850_TRUE@     v850/idecode.c \
2785 @SIM_ENABLE_ARCH_v850_TRUE@     v850/semantics.h \
2786 @SIM_ENABLE_ARCH_v850_TRUE@     v850/semantics.c \
2787 @SIM_ENABLE_ARCH_v850_TRUE@     v850/model.h \
2788 @SIM_ENABLE_ARCH_v850_TRUE@     v850/model.c \
2789 @SIM_ENABLE_ARCH_v850_TRUE@     v850/support.h \
2790 @SIM_ENABLE_ARCH_v850_TRUE@     v850/support.c \
2791 @SIM_ENABLE_ARCH_v850_TRUE@     v850/itable.h \
2792 @SIM_ENABLE_ARCH_v850_TRUE@     v850/itable.c \
2793 @SIM_ENABLE_ARCH_v850_TRUE@     v850/engine.h \
2794 @SIM_ENABLE_ARCH_v850_TRUE@     v850/engine.c \
2795 @SIM_ENABLE_ARCH_v850_TRUE@     v850/irun.c
2796
2797 @SIM_ENABLE_ARCH_v850_TRUE@v850_BUILD_OUTPUTS = \
2798 @SIM_ENABLE_ARCH_v850_TRUE@     $(v850_BUILT_SRC_FROM_IGEN) \
2799 @SIM_ENABLE_ARCH_v850_TRUE@     v850/stamp-igen
2800
2801 @SIM_ENABLE_ARCH_v850_TRUE@v850_IGEN_TRACE = # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries
2802 @SIM_ENABLE_ARCH_v850_TRUE@v850_IGEN_INSN = $(srcdir)/v850/v850.igen
2803 @SIM_ENABLE_ARCH_v850_TRUE@v850_IGEN_DC = $(srcdir)/v850/v850.dc
2804 all: $(BUILT_SOURCES) config.h
2805         $(MAKE) $(AM_MAKEFLAGS) all-recursive
2806
2807 .SUFFIXES:
2808 .SUFFIXES: .c .lo .log .o .obj .test .test$(EXEEXT) .trs
2809 am--refresh: Makefile
2810         @:
2811 $(srcdir)/Makefile.in: @MAINTAINER_MODE_TRUE@ $(srcdir)/Makefile.am $(srcdir)/common/local.mk $(srcdir)/igen/local.mk $(srcdir)/testsuite/local.mk $(srcdir)/testsuite/common/local.mk $(srcdir)/aarch64/local.mk $(srcdir)/arm/local.mk $(srcdir)/avr/local.mk $(srcdir)/bfin/local.mk $(srcdir)/bpf/local.mk $(srcdir)/cr16/local.mk $(srcdir)/cris/local.mk $(srcdir)/d10v/local.mk $(srcdir)/erc32/local.mk $(srcdir)/example-synacor/local.mk $(srcdir)/frv/local.mk $(srcdir)/ft32/local.mk $(srcdir)/h8300/local.mk $(srcdir)/iq2000/local.mk $(srcdir)/lm32/local.mk $(srcdir)/m32c/local.mk $(srcdir)/m32r/local.mk $(srcdir)/m68hc11/local.mk $(srcdir)/mcore/local.mk $(srcdir)/microblaze/local.mk $(srcdir)/mips/local.mk $(srcdir)/mn10300/local.mk $(srcdir)/moxie/local.mk $(srcdir)/msp430/local.mk $(srcdir)/or1k/local.mk $(srcdir)/ppc/local.mk $(srcdir)/pru/local.mk $(srcdir)/riscv/local.mk $(srcdir)/rl78/local.mk $(srcdir)/rx/local.mk $(srcdir)/sh/local.mk $(srcdir)/v850/local.mk $(am__configure_deps)
2812         @for dep in $?; do \
2813           case '$(am__configure_deps)' in \
2814             *$$dep*) \
2815               echo ' cd $(srcdir) && $(AUTOMAKE) --foreign'; \
2816               $(am__cd) $(srcdir) && $(AUTOMAKE) --foreign \
2817                 && exit 0; \
2818               exit 1;; \
2819           esac; \
2820         done; \
2821         echo ' cd $(top_srcdir) && $(AUTOMAKE) --foreign Makefile'; \
2822         $(am__cd) $(top_srcdir) && \
2823           $(AUTOMAKE) --foreign Makefile
2824 Makefile: $(srcdir)/Makefile.in $(top_builddir)/config.status
2825         @case '$?' in \
2826           *config.status*) \
2827             echo ' $(SHELL) ./config.status'; \
2828             $(SHELL) ./config.status;; \
2829           *) \
2830             echo ' cd $(top_builddir) && $(SHELL) ./config.status $@ $(am__depfiles_maybe)'; \
2831             cd $(top_builddir) && $(SHELL) ./config.status $@ $(am__depfiles_maybe);; \
2832         esac;
2833 $(srcdir)/common/local.mk $(srcdir)/igen/local.mk $(srcdir)/testsuite/local.mk $(srcdir)/testsuite/common/local.mk $(srcdir)/aarch64/local.mk $(srcdir)/arm/local.mk $(srcdir)/avr/local.mk $(srcdir)/bfin/local.mk $(srcdir)/bpf/local.mk $(srcdir)/cr16/local.mk $(srcdir)/cris/local.mk $(srcdir)/d10v/local.mk $(srcdir)/erc32/local.mk $(srcdir)/example-synacor/local.mk $(srcdir)/frv/local.mk $(srcdir)/ft32/local.mk $(srcdir)/h8300/local.mk $(srcdir)/iq2000/local.mk $(srcdir)/lm32/local.mk $(srcdir)/m32c/local.mk $(srcdir)/m32r/local.mk $(srcdir)/m68hc11/local.mk $(srcdir)/mcore/local.mk $(srcdir)/microblaze/local.mk $(srcdir)/mips/local.mk $(srcdir)/mn10300/local.mk $(srcdir)/moxie/local.mk $(srcdir)/msp430/local.mk $(srcdir)/or1k/local.mk $(srcdir)/ppc/local.mk $(srcdir)/pru/local.mk $(srcdir)/riscv/local.mk $(srcdir)/rl78/local.mk $(srcdir)/rx/local.mk $(srcdir)/sh/local.mk $(srcdir)/v850/local.mk $(am__empty):
2834
2835 $(top_builddir)/config.status: $(top_srcdir)/configure $(CONFIG_STATUS_DEPENDENCIES)
2836         $(SHELL) ./config.status --recheck
2837
2838 $(top_srcdir)/configure: @MAINTAINER_MODE_TRUE@ $(am__configure_deps)
2839         $(am__cd) $(srcdir) && $(AUTOCONF)
2840 $(ACLOCAL_M4): @MAINTAINER_MODE_TRUE@ $(am__aclocal_m4_deps)
2841         $(am__cd) $(srcdir) && $(ACLOCAL) $(ACLOCAL_AMFLAGS)
2842 $(am__aclocal_m4_deps):
2843
2844 config.h: stamp-h1
2845         @test -f $@ || rm -f stamp-h1
2846         @test -f $@ || $(MAKE) $(AM_MAKEFLAGS) stamp-h1
2847
2848 stamp-h1: $(srcdir)/config.h.in $(top_builddir)/config.status
2849         @rm -f stamp-h1
2850         cd $(top_builddir) && $(SHELL) ./config.status config.h
2851 $(srcdir)/config.h.in: @MAINTAINER_MODE_TRUE@ $(am__configure_deps)
2852         ($(am__cd) $(top_srcdir) && $(AUTOHEADER))
2853         rm -f stamp-h1
2854         touch $@
2855
2856 distclean-hdr:
2857         -rm -f config.h stamp-h1
2858 Make-common.sim: $(top_builddir)/config.status $(top_srcdir)/common/Make-common.in
2859         cd $(top_builddir) && $(SHELL) ./config.status $@
2860 aarch64/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/aarch64/Makefile.in
2861         cd $(top_builddir) && $(SHELL) ./config.status $@
2862 aarch64/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2863         cd $(top_builddir) && $(SHELL) ./config.status $@
2864 arm/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/arm/Makefile.in
2865         cd $(top_builddir) && $(SHELL) ./config.status $@
2866 arm/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2867         cd $(top_builddir) && $(SHELL) ./config.status $@
2868 avr/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/avr/Makefile.in
2869         cd $(top_builddir) && $(SHELL) ./config.status $@
2870 avr/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2871         cd $(top_builddir) && $(SHELL) ./config.status $@
2872 bfin/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/bfin/Makefile.in
2873         cd $(top_builddir) && $(SHELL) ./config.status $@
2874 bfin/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2875         cd $(top_builddir) && $(SHELL) ./config.status $@
2876 bpf/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/bpf/Makefile.in
2877         cd $(top_builddir) && $(SHELL) ./config.status $@
2878 bpf/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2879         cd $(top_builddir) && $(SHELL) ./config.status $@
2880 cr16/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/cr16/Makefile.in
2881         cd $(top_builddir) && $(SHELL) ./config.status $@
2882 cr16/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2883         cd $(top_builddir) && $(SHELL) ./config.status $@
2884 cris/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/cris/Makefile.in
2885         cd $(top_builddir) && $(SHELL) ./config.status $@
2886 cris/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2887         cd $(top_builddir) && $(SHELL) ./config.status $@
2888 d10v/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/d10v/Makefile.in
2889         cd $(top_builddir) && $(SHELL) ./config.status $@
2890 d10v/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2891         cd $(top_builddir) && $(SHELL) ./config.status $@
2892 frv/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/frv/Makefile.in
2893         cd $(top_builddir) && $(SHELL) ./config.status $@
2894 frv/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2895         cd $(top_builddir) && $(SHELL) ./config.status $@
2896 ft32/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/ft32/Makefile.in
2897         cd $(top_builddir) && $(SHELL) ./config.status $@
2898 ft32/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2899         cd $(top_builddir) && $(SHELL) ./config.status $@
2900 h8300/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/h8300/Makefile.in
2901         cd $(top_builddir) && $(SHELL) ./config.status $@
2902 h8300/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2903         cd $(top_builddir) && $(SHELL) ./config.status $@
2904 iq2000/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/iq2000/Makefile.in
2905         cd $(top_builddir) && $(SHELL) ./config.status $@
2906 iq2000/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2907         cd $(top_builddir) && $(SHELL) ./config.status $@
2908 lm32/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/lm32/Makefile.in
2909         cd $(top_builddir) && $(SHELL) ./config.status $@
2910 lm32/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2911         cd $(top_builddir) && $(SHELL) ./config.status $@
2912 m32c/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/m32c/Makefile.in
2913         cd $(top_builddir) && $(SHELL) ./config.status $@
2914 m32c/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2915         cd $(top_builddir) && $(SHELL) ./config.status $@
2916 m32r/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/m32r/Makefile.in
2917         cd $(top_builddir) && $(SHELL) ./config.status $@
2918 m32r/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2919         cd $(top_builddir) && $(SHELL) ./config.status $@
2920 m68hc11/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/m68hc11/Makefile.in
2921         cd $(top_builddir) && $(SHELL) ./config.status $@
2922 m68hc11/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2923         cd $(top_builddir) && $(SHELL) ./config.status $@
2924 mcore/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/mcore/Makefile.in
2925         cd $(top_builddir) && $(SHELL) ./config.status $@
2926 mcore/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2927         cd $(top_builddir) && $(SHELL) ./config.status $@
2928 microblaze/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/microblaze/Makefile.in
2929         cd $(top_builddir) && $(SHELL) ./config.status $@
2930 microblaze/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2931         cd $(top_builddir) && $(SHELL) ./config.status $@
2932 mips/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/mips/Makefile.in
2933         cd $(top_builddir) && $(SHELL) ./config.status $@
2934 mips/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2935         cd $(top_builddir) && $(SHELL) ./config.status $@
2936 mn10300/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/mn10300/Makefile.in
2937         cd $(top_builddir) && $(SHELL) ./config.status $@
2938 mn10300/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2939         cd $(top_builddir) && $(SHELL) ./config.status $@
2940 moxie/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/moxie/Makefile.in
2941         cd $(top_builddir) && $(SHELL) ./config.status $@
2942 moxie/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2943         cd $(top_builddir) && $(SHELL) ./config.status $@
2944 msp430/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/msp430/Makefile.in
2945         cd $(top_builddir) && $(SHELL) ./config.status $@
2946 msp430/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2947         cd $(top_builddir) && $(SHELL) ./config.status $@
2948 or1k/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/or1k/Makefile.in
2949         cd $(top_builddir) && $(SHELL) ./config.status $@
2950 or1k/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2951         cd $(top_builddir) && $(SHELL) ./config.status $@
2952 ppc/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2953         cd $(top_builddir) && $(SHELL) ./config.status $@
2954 pru/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/pru/Makefile.in
2955         cd $(top_builddir) && $(SHELL) ./config.status $@
2956 pru/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2957         cd $(top_builddir) && $(SHELL) ./config.status $@
2958 riscv/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/riscv/Makefile.in
2959         cd $(top_builddir) && $(SHELL) ./config.status $@
2960 riscv/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2961         cd $(top_builddir) && $(SHELL) ./config.status $@
2962 rl78/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/rl78/Makefile.in
2963         cd $(top_builddir) && $(SHELL) ./config.status $@
2964 rl78/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2965         cd $(top_builddir) && $(SHELL) ./config.status $@
2966 rx/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/rx/Makefile.in
2967         cd $(top_builddir) && $(SHELL) ./config.status $@
2968 rx/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2969         cd $(top_builddir) && $(SHELL) ./config.status $@
2970 sh/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/sh/Makefile.in
2971         cd $(top_builddir) && $(SHELL) ./config.status $@
2972 sh/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2973         cd $(top_builddir) && $(SHELL) ./config.status $@
2974 erc32/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/erc32/Makefile.in
2975         cd $(top_builddir) && $(SHELL) ./config.status $@
2976 erc32/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2977         cd $(top_builddir) && $(SHELL) ./config.status $@
2978 v850/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/v850/Makefile.in
2979         cd $(top_builddir) && $(SHELL) ./config.status $@
2980 v850/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2981         cd $(top_builddir) && $(SHELL) ./config.status $@
2982 example-synacor/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/example-synacor/Makefile.in
2983         cd $(top_builddir) && $(SHELL) ./config.status $@
2984 example-synacor/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in
2985         cd $(top_builddir) && $(SHELL) ./config.status $@
2986 arch-subdir.mk: $(top_builddir)/config.status $(srcdir)/arch-subdir.mk.in
2987         cd $(top_builddir) && $(SHELL) ./config.status $@
2988 .gdbinit: $(top_builddir)/config.status $(srcdir)/gdbinit.in
2989         cd $(top_builddir) && $(SHELL) ./config.status $@
2990
2991 clean-noinstLIBRARIES:
2992         -test -z "$(noinst_LIBRARIES)" || rm -f $(noinst_LIBRARIES)
2993 aarch64/$(am__dirstamp):
2994         @$(MKDIR_P) aarch64
2995         @: > aarch64/$(am__dirstamp)
2996
2997 aarch64/libsim.a: $(aarch64_libsim_a_OBJECTS) $(aarch64_libsim_a_DEPENDENCIES) $(EXTRA_aarch64_libsim_a_DEPENDENCIES) aarch64/$(am__dirstamp)
2998         $(AM_V_at)-rm -f aarch64/libsim.a
2999         $(AM_V_AR)$(aarch64_libsim_a_AR) aarch64/libsim.a $(aarch64_libsim_a_OBJECTS) $(aarch64_libsim_a_LIBADD)
3000         $(AM_V_at)$(RANLIB) aarch64/libsim.a
3001 arm/$(am__dirstamp):
3002         @$(MKDIR_P) arm
3003         @: > arm/$(am__dirstamp)
3004
3005 arm/libsim.a: $(arm_libsim_a_OBJECTS) $(arm_libsim_a_DEPENDENCIES) $(EXTRA_arm_libsim_a_DEPENDENCIES) arm/$(am__dirstamp)
3006         $(AM_V_at)-rm -f arm/libsim.a
3007         $(AM_V_AR)$(arm_libsim_a_AR) arm/libsim.a $(arm_libsim_a_OBJECTS) $(arm_libsim_a_LIBADD)
3008         $(AM_V_at)$(RANLIB) arm/libsim.a
3009 avr/$(am__dirstamp):
3010         @$(MKDIR_P) avr
3011         @: > avr/$(am__dirstamp)
3012
3013 avr/libsim.a: $(avr_libsim_a_OBJECTS) $(avr_libsim_a_DEPENDENCIES) $(EXTRA_avr_libsim_a_DEPENDENCIES) avr/$(am__dirstamp)
3014         $(AM_V_at)-rm -f avr/libsim.a
3015         $(AM_V_AR)$(avr_libsim_a_AR) avr/libsim.a $(avr_libsim_a_OBJECTS) $(avr_libsim_a_LIBADD)
3016         $(AM_V_at)$(RANLIB) avr/libsim.a
3017 bfin/$(am__dirstamp):
3018         @$(MKDIR_P) bfin
3019         @: > bfin/$(am__dirstamp)
3020
3021 bfin/libsim.a: $(bfin_libsim_a_OBJECTS) $(bfin_libsim_a_DEPENDENCIES) $(EXTRA_bfin_libsim_a_DEPENDENCIES) bfin/$(am__dirstamp)
3022         $(AM_V_at)-rm -f bfin/libsim.a
3023         $(AM_V_AR)$(bfin_libsim_a_AR) bfin/libsim.a $(bfin_libsim_a_OBJECTS) $(bfin_libsim_a_LIBADD)
3024         $(AM_V_at)$(RANLIB) bfin/libsim.a
3025 bpf/$(am__dirstamp):
3026         @$(MKDIR_P) bpf
3027         @: > bpf/$(am__dirstamp)
3028
3029 bpf/libsim.a: $(bpf_libsim_a_OBJECTS) $(bpf_libsim_a_DEPENDENCIES) $(EXTRA_bpf_libsim_a_DEPENDENCIES) bpf/$(am__dirstamp)
3030         $(AM_V_at)-rm -f bpf/libsim.a
3031         $(AM_V_AR)$(bpf_libsim_a_AR) bpf/libsim.a $(bpf_libsim_a_OBJECTS) $(bpf_libsim_a_LIBADD)
3032         $(AM_V_at)$(RANLIB) bpf/libsim.a
3033 common/$(am__dirstamp):
3034         @$(MKDIR_P) common
3035         @: > common/$(am__dirstamp)
3036 common/$(DEPDIR)/$(am__dirstamp):
3037         @$(MKDIR_P) common/$(DEPDIR)
3038         @: > common/$(DEPDIR)/$(am__dirstamp)
3039 common/callback.$(OBJEXT): common/$(am__dirstamp) \
3040         common/$(DEPDIR)/$(am__dirstamp)
3041 common/portability.$(OBJEXT): common/$(am__dirstamp) \
3042         common/$(DEPDIR)/$(am__dirstamp)
3043 common/sim-load.$(OBJEXT): common/$(am__dirstamp) \
3044         common/$(DEPDIR)/$(am__dirstamp)
3045 common/syscall.$(OBJEXT): common/$(am__dirstamp) \
3046         common/$(DEPDIR)/$(am__dirstamp)
3047 common/target-newlib-errno.$(OBJEXT): common/$(am__dirstamp) \
3048         common/$(DEPDIR)/$(am__dirstamp)
3049 common/target-newlib-open.$(OBJEXT): common/$(am__dirstamp) \
3050         common/$(DEPDIR)/$(am__dirstamp)
3051 common/target-newlib-signal.$(OBJEXT): common/$(am__dirstamp) \
3052         common/$(DEPDIR)/$(am__dirstamp)
3053 common/target-newlib-syscall.$(OBJEXT): common/$(am__dirstamp) \
3054         common/$(DEPDIR)/$(am__dirstamp)
3055 common/version.$(OBJEXT): common/$(am__dirstamp) \
3056         common/$(DEPDIR)/$(am__dirstamp)
3057
3058 common/libcommon.a: $(common_libcommon_a_OBJECTS) $(common_libcommon_a_DEPENDENCIES) $(EXTRA_common_libcommon_a_DEPENDENCIES) common/$(am__dirstamp)
3059         $(AM_V_at)-rm -f common/libcommon.a
3060         $(AM_V_AR)$(common_libcommon_a_AR) common/libcommon.a $(common_libcommon_a_OBJECTS) $(common_libcommon_a_LIBADD)
3061         $(AM_V_at)$(RANLIB) common/libcommon.a
3062 cr16/$(am__dirstamp):
3063         @$(MKDIR_P) cr16
3064         @: > cr16/$(am__dirstamp)
3065
3066 cr16/libsim.a: $(cr16_libsim_a_OBJECTS) $(cr16_libsim_a_DEPENDENCIES) $(EXTRA_cr16_libsim_a_DEPENDENCIES) cr16/$(am__dirstamp)
3067         $(AM_V_at)-rm -f cr16/libsim.a
3068         $(AM_V_AR)$(cr16_libsim_a_AR) cr16/libsim.a $(cr16_libsim_a_OBJECTS) $(cr16_libsim_a_LIBADD)
3069         $(AM_V_at)$(RANLIB) cr16/libsim.a
3070 cris/$(am__dirstamp):
3071         @$(MKDIR_P) cris
3072         @: > cris/$(am__dirstamp)
3073
3074 cris/libsim.a: $(cris_libsim_a_OBJECTS) $(cris_libsim_a_DEPENDENCIES) $(EXTRA_cris_libsim_a_DEPENDENCIES) cris/$(am__dirstamp)
3075         $(AM_V_at)-rm -f cris/libsim.a
3076         $(AM_V_AR)$(cris_libsim_a_AR) cris/libsim.a $(cris_libsim_a_OBJECTS) $(cris_libsim_a_LIBADD)
3077         $(AM_V_at)$(RANLIB) cris/libsim.a
3078 d10v/$(am__dirstamp):
3079         @$(MKDIR_P) d10v
3080         @: > d10v/$(am__dirstamp)
3081
3082 d10v/libsim.a: $(d10v_libsim_a_OBJECTS) $(d10v_libsim_a_DEPENDENCIES) $(EXTRA_d10v_libsim_a_DEPENDENCIES) d10v/$(am__dirstamp)
3083         $(AM_V_at)-rm -f d10v/libsim.a
3084         $(AM_V_AR)$(d10v_libsim_a_AR) d10v/libsim.a $(d10v_libsim_a_OBJECTS) $(d10v_libsim_a_LIBADD)
3085         $(AM_V_at)$(RANLIB) d10v/libsim.a
3086 erc32/$(am__dirstamp):
3087         @$(MKDIR_P) erc32
3088         @: > erc32/$(am__dirstamp)
3089
3090 erc32/libsim.a: $(erc32_libsim_a_OBJECTS) $(erc32_libsim_a_DEPENDENCIES) $(EXTRA_erc32_libsim_a_DEPENDENCIES) erc32/$(am__dirstamp)
3091         $(AM_V_at)-rm -f erc32/libsim.a
3092         $(AM_V_AR)$(erc32_libsim_a_AR) erc32/libsim.a $(erc32_libsim_a_OBJECTS) $(erc32_libsim_a_LIBADD)
3093         $(AM_V_at)$(RANLIB) erc32/libsim.a
3094 example-synacor/$(am__dirstamp):
3095         @$(MKDIR_P) example-synacor
3096         @: > example-synacor/$(am__dirstamp)
3097
3098 example-synacor/libsim.a: $(example_synacor_libsim_a_OBJECTS) $(example_synacor_libsim_a_DEPENDENCIES) $(EXTRA_example_synacor_libsim_a_DEPENDENCIES) example-synacor/$(am__dirstamp)
3099         $(AM_V_at)-rm -f example-synacor/libsim.a
3100         $(AM_V_AR)$(example_synacor_libsim_a_AR) example-synacor/libsim.a $(example_synacor_libsim_a_OBJECTS) $(example_synacor_libsim_a_LIBADD)
3101         $(AM_V_at)$(RANLIB) example-synacor/libsim.a
3102 frv/$(am__dirstamp):
3103         @$(MKDIR_P) frv
3104         @: > frv/$(am__dirstamp)
3105
3106 frv/libsim.a: $(frv_libsim_a_OBJECTS) $(frv_libsim_a_DEPENDENCIES) $(EXTRA_frv_libsim_a_DEPENDENCIES) frv/$(am__dirstamp)
3107         $(AM_V_at)-rm -f frv/libsim.a
3108         $(AM_V_AR)$(frv_libsim_a_AR) frv/libsim.a $(frv_libsim_a_OBJECTS) $(frv_libsim_a_LIBADD)
3109         $(AM_V_at)$(RANLIB) frv/libsim.a
3110 ft32/$(am__dirstamp):
3111         @$(MKDIR_P) ft32
3112         @: > ft32/$(am__dirstamp)
3113
3114 ft32/libsim.a: $(ft32_libsim_a_OBJECTS) $(ft32_libsim_a_DEPENDENCIES) $(EXTRA_ft32_libsim_a_DEPENDENCIES) ft32/$(am__dirstamp)
3115         $(AM_V_at)-rm -f ft32/libsim.a
3116         $(AM_V_AR)$(ft32_libsim_a_AR) ft32/libsim.a $(ft32_libsim_a_OBJECTS) $(ft32_libsim_a_LIBADD)
3117         $(AM_V_at)$(RANLIB) ft32/libsim.a
3118 h8300/$(am__dirstamp):
3119         @$(MKDIR_P) h8300
3120         @: > h8300/$(am__dirstamp)
3121
3122 h8300/libsim.a: $(h8300_libsim_a_OBJECTS) $(h8300_libsim_a_DEPENDENCIES) $(EXTRA_h8300_libsim_a_DEPENDENCIES) h8300/$(am__dirstamp)
3123         $(AM_V_at)-rm -f h8300/libsim.a
3124         $(AM_V_AR)$(h8300_libsim_a_AR) h8300/libsim.a $(h8300_libsim_a_OBJECTS) $(h8300_libsim_a_LIBADD)
3125         $(AM_V_at)$(RANLIB) h8300/libsim.a
3126 igen/$(am__dirstamp):
3127         @$(MKDIR_P) igen
3128         @: > igen/$(am__dirstamp)
3129 igen/$(DEPDIR)/$(am__dirstamp):
3130         @$(MKDIR_P) igen/$(DEPDIR)
3131         @: > igen/$(DEPDIR)/$(am__dirstamp)
3132 igen/table.$(OBJEXT): igen/$(am__dirstamp) \
3133         igen/$(DEPDIR)/$(am__dirstamp)
3134 igen/lf.$(OBJEXT): igen/$(am__dirstamp) igen/$(DEPDIR)/$(am__dirstamp)
3135 igen/misc.$(OBJEXT): igen/$(am__dirstamp) \
3136         igen/$(DEPDIR)/$(am__dirstamp)
3137 igen/filter_host.$(OBJEXT): igen/$(am__dirstamp) \
3138         igen/$(DEPDIR)/$(am__dirstamp)
3139 igen/ld-decode.$(OBJEXT): igen/$(am__dirstamp) \
3140         igen/$(DEPDIR)/$(am__dirstamp)
3141 igen/ld-cache.$(OBJEXT): igen/$(am__dirstamp) \
3142         igen/$(DEPDIR)/$(am__dirstamp)
3143 igen/filter.$(OBJEXT): igen/$(am__dirstamp) \
3144         igen/$(DEPDIR)/$(am__dirstamp)
3145 igen/ld-insn.$(OBJEXT): igen/$(am__dirstamp) \
3146         igen/$(DEPDIR)/$(am__dirstamp)
3147 igen/gen-model.$(OBJEXT): igen/$(am__dirstamp) \
3148         igen/$(DEPDIR)/$(am__dirstamp)
3149 igen/gen-itable.$(OBJEXT): igen/$(am__dirstamp) \
3150         igen/$(DEPDIR)/$(am__dirstamp)
3151 igen/gen-icache.$(OBJEXT): igen/$(am__dirstamp) \
3152         igen/$(DEPDIR)/$(am__dirstamp)
3153 igen/gen-semantics.$(OBJEXT): igen/$(am__dirstamp) \
3154         igen/$(DEPDIR)/$(am__dirstamp)
3155 igen/gen-idecode.$(OBJEXT): igen/$(am__dirstamp) \
3156         igen/$(DEPDIR)/$(am__dirstamp)
3157 igen/gen-support.$(OBJEXT): igen/$(am__dirstamp) \
3158         igen/$(DEPDIR)/$(am__dirstamp)
3159 igen/gen-engine.$(OBJEXT): igen/$(am__dirstamp) \
3160         igen/$(DEPDIR)/$(am__dirstamp)
3161 igen/gen.$(OBJEXT): igen/$(am__dirstamp) \
3162         igen/$(DEPDIR)/$(am__dirstamp)
3163
3164 @SIM_ENABLE_IGEN_FALSE@igen/libigen.a: $(igen_libigen_a_OBJECTS) $(igen_libigen_a_DEPENDENCIES) $(EXTRA_igen_libigen_a_DEPENDENCIES) igen/$(am__dirstamp)
3165 @SIM_ENABLE_IGEN_FALSE@ $(AM_V_at)-rm -f igen/libigen.a
3166 @SIM_ENABLE_IGEN_FALSE@ $(AM_V_AR)$(igen_libigen_a_AR) igen/libigen.a $(igen_libigen_a_OBJECTS) $(igen_libigen_a_LIBADD)
3167 @SIM_ENABLE_IGEN_FALSE@ $(AM_V_at)$(RANLIB) igen/libigen.a
3168 iq2000/$(am__dirstamp):
3169         @$(MKDIR_P) iq2000
3170         @: > iq2000/$(am__dirstamp)
3171
3172 iq2000/libsim.a: $(iq2000_libsim_a_OBJECTS) $(iq2000_libsim_a_DEPENDENCIES) $(EXTRA_iq2000_libsim_a_DEPENDENCIES) iq2000/$(am__dirstamp)
3173         $(AM_V_at)-rm -f iq2000/libsim.a
3174         $(AM_V_AR)$(iq2000_libsim_a_AR) iq2000/libsim.a $(iq2000_libsim_a_OBJECTS) $(iq2000_libsim_a_LIBADD)
3175         $(AM_V_at)$(RANLIB) iq2000/libsim.a
3176 lm32/$(am__dirstamp):
3177         @$(MKDIR_P) lm32
3178         @: > lm32/$(am__dirstamp)
3179
3180 lm32/libsim.a: $(lm32_libsim_a_OBJECTS) $(lm32_libsim_a_DEPENDENCIES) $(EXTRA_lm32_libsim_a_DEPENDENCIES) lm32/$(am__dirstamp)
3181         $(AM_V_at)-rm -f lm32/libsim.a
3182         $(AM_V_AR)$(lm32_libsim_a_AR) lm32/libsim.a $(lm32_libsim_a_OBJECTS) $(lm32_libsim_a_LIBADD)
3183         $(AM_V_at)$(RANLIB) lm32/libsim.a
3184 m32c/$(am__dirstamp):
3185         @$(MKDIR_P) m32c
3186         @: > m32c/$(am__dirstamp)
3187
3188 m32c/libsim.a: $(m32c_libsim_a_OBJECTS) $(m32c_libsim_a_DEPENDENCIES) $(EXTRA_m32c_libsim_a_DEPENDENCIES) m32c/$(am__dirstamp)
3189         $(AM_V_at)-rm -f m32c/libsim.a
3190         $(AM_V_AR)$(m32c_libsim_a_AR) m32c/libsim.a $(m32c_libsim_a_OBJECTS) $(m32c_libsim_a_LIBADD)
3191         $(AM_V_at)$(RANLIB) m32c/libsim.a
3192 m32r/$(am__dirstamp):
3193         @$(MKDIR_P) m32r
3194         @: > m32r/$(am__dirstamp)
3195
3196 m32r/libsim.a: $(m32r_libsim_a_OBJECTS) $(m32r_libsim_a_DEPENDENCIES) $(EXTRA_m32r_libsim_a_DEPENDENCIES) m32r/$(am__dirstamp)
3197         $(AM_V_at)-rm -f m32r/libsim.a
3198         $(AM_V_AR)$(m32r_libsim_a_AR) m32r/libsim.a $(m32r_libsim_a_OBJECTS) $(m32r_libsim_a_LIBADD)
3199         $(AM_V_at)$(RANLIB) m32r/libsim.a
3200 m68hc11/$(am__dirstamp):
3201         @$(MKDIR_P) m68hc11
3202         @: > m68hc11/$(am__dirstamp)
3203
3204 m68hc11/libsim.a: $(m68hc11_libsim_a_OBJECTS) $(m68hc11_libsim_a_DEPENDENCIES) $(EXTRA_m68hc11_libsim_a_DEPENDENCIES) m68hc11/$(am__dirstamp)
3205         $(AM_V_at)-rm -f m68hc11/libsim.a
3206         $(AM_V_AR)$(m68hc11_libsim_a_AR) m68hc11/libsim.a $(m68hc11_libsim_a_OBJECTS) $(m68hc11_libsim_a_LIBADD)
3207         $(AM_V_at)$(RANLIB) m68hc11/libsim.a
3208 mcore/$(am__dirstamp):
3209         @$(MKDIR_P) mcore
3210         @: > mcore/$(am__dirstamp)
3211
3212 mcore/libsim.a: $(mcore_libsim_a_OBJECTS) $(mcore_libsim_a_DEPENDENCIES) $(EXTRA_mcore_libsim_a_DEPENDENCIES) mcore/$(am__dirstamp)
3213         $(AM_V_at)-rm -f mcore/libsim.a
3214         $(AM_V_AR)$(mcore_libsim_a_AR) mcore/libsim.a $(mcore_libsim_a_OBJECTS) $(mcore_libsim_a_LIBADD)
3215         $(AM_V_at)$(RANLIB) mcore/libsim.a
3216 microblaze/$(am__dirstamp):
3217         @$(MKDIR_P) microblaze
3218         @: > microblaze/$(am__dirstamp)
3219
3220 microblaze/libsim.a: $(microblaze_libsim_a_OBJECTS) $(microblaze_libsim_a_DEPENDENCIES) $(EXTRA_microblaze_libsim_a_DEPENDENCIES) microblaze/$(am__dirstamp)
3221         $(AM_V_at)-rm -f microblaze/libsim.a
3222         $(AM_V_AR)$(microblaze_libsim_a_AR) microblaze/libsim.a $(microblaze_libsim_a_OBJECTS) $(microblaze_libsim_a_LIBADD)
3223         $(AM_V_at)$(RANLIB) microblaze/libsim.a
3224 mips/$(am__dirstamp):
3225         @$(MKDIR_P) mips
3226         @: > mips/$(am__dirstamp)
3227
3228 mips/libsim.a: $(mips_libsim_a_OBJECTS) $(mips_libsim_a_DEPENDENCIES) $(EXTRA_mips_libsim_a_DEPENDENCIES) mips/$(am__dirstamp)
3229         $(AM_V_at)-rm -f mips/libsim.a
3230         $(AM_V_AR)$(mips_libsim_a_AR) mips/libsim.a $(mips_libsim_a_OBJECTS) $(mips_libsim_a_LIBADD)
3231         $(AM_V_at)$(RANLIB) mips/libsim.a
3232 mn10300/$(am__dirstamp):
3233         @$(MKDIR_P) mn10300
3234         @: > mn10300/$(am__dirstamp)
3235
3236 mn10300/libsim.a: $(mn10300_libsim_a_OBJECTS) $(mn10300_libsim_a_DEPENDENCIES) $(EXTRA_mn10300_libsim_a_DEPENDENCIES) mn10300/$(am__dirstamp)
3237         $(AM_V_at)-rm -f mn10300/libsim.a
3238         $(AM_V_AR)$(mn10300_libsim_a_AR) mn10300/libsim.a $(mn10300_libsim_a_OBJECTS) $(mn10300_libsim_a_LIBADD)
3239         $(AM_V_at)$(RANLIB) mn10300/libsim.a
3240 moxie/$(am__dirstamp):
3241         @$(MKDIR_P) moxie
3242         @: > moxie/$(am__dirstamp)
3243
3244 moxie/libsim.a: $(moxie_libsim_a_OBJECTS) $(moxie_libsim_a_DEPENDENCIES) $(EXTRA_moxie_libsim_a_DEPENDENCIES) moxie/$(am__dirstamp)
3245         $(AM_V_at)-rm -f moxie/libsim.a
3246         $(AM_V_AR)$(moxie_libsim_a_AR) moxie/libsim.a $(moxie_libsim_a_OBJECTS) $(moxie_libsim_a_LIBADD)
3247         $(AM_V_at)$(RANLIB) moxie/libsim.a
3248 msp430/$(am__dirstamp):
3249         @$(MKDIR_P) msp430
3250         @: > msp430/$(am__dirstamp)
3251
3252 msp430/libsim.a: $(msp430_libsim_a_OBJECTS) $(msp430_libsim_a_DEPENDENCIES) $(EXTRA_msp430_libsim_a_DEPENDENCIES) msp430/$(am__dirstamp)
3253         $(AM_V_at)-rm -f msp430/libsim.a
3254         $(AM_V_AR)$(msp430_libsim_a_AR) msp430/libsim.a $(msp430_libsim_a_OBJECTS) $(msp430_libsim_a_LIBADD)
3255         $(AM_V_at)$(RANLIB) msp430/libsim.a
3256 or1k/$(am__dirstamp):
3257         @$(MKDIR_P) or1k
3258         @: > or1k/$(am__dirstamp)
3259
3260 or1k/libsim.a: $(or1k_libsim_a_OBJECTS) $(or1k_libsim_a_DEPENDENCIES) $(EXTRA_or1k_libsim_a_DEPENDENCIES) or1k/$(am__dirstamp)
3261         $(AM_V_at)-rm -f or1k/libsim.a
3262         $(AM_V_AR)$(or1k_libsim_a_AR) or1k/libsim.a $(or1k_libsim_a_OBJECTS) $(or1k_libsim_a_LIBADD)
3263         $(AM_V_at)$(RANLIB) or1k/libsim.a
3264 pru/$(am__dirstamp):
3265         @$(MKDIR_P) pru
3266         @: > pru/$(am__dirstamp)
3267
3268 pru/libsim.a: $(pru_libsim_a_OBJECTS) $(pru_libsim_a_DEPENDENCIES) $(EXTRA_pru_libsim_a_DEPENDENCIES) pru/$(am__dirstamp)
3269         $(AM_V_at)-rm -f pru/libsim.a
3270         $(AM_V_AR)$(pru_libsim_a_AR) pru/libsim.a $(pru_libsim_a_OBJECTS) $(pru_libsim_a_LIBADD)
3271         $(AM_V_at)$(RANLIB) pru/libsim.a
3272 riscv/$(am__dirstamp):
3273         @$(MKDIR_P) riscv
3274         @: > riscv/$(am__dirstamp)
3275
3276 riscv/libsim.a: $(riscv_libsim_a_OBJECTS) $(riscv_libsim_a_DEPENDENCIES) $(EXTRA_riscv_libsim_a_DEPENDENCIES) riscv/$(am__dirstamp)
3277         $(AM_V_at)-rm -f riscv/libsim.a
3278         $(AM_V_AR)$(riscv_libsim_a_AR) riscv/libsim.a $(riscv_libsim_a_OBJECTS) $(riscv_libsim_a_LIBADD)
3279         $(AM_V_at)$(RANLIB) riscv/libsim.a
3280
3281 clean-checkPROGRAMS:
3282         @list='$(check_PROGRAMS)'; test -n "$$list" || exit 0; \
3283         echo " rm -f" $$list; \
3284         rm -f $$list || exit $$?; \
3285         test -n "$(EXEEXT)" || exit 0; \
3286         list=`for p in $$list; do echo "$$p"; done | sed 's/$(EXEEXT)$$//'`; \
3287         echo " rm -f" $$list; \
3288         rm -f $$list
3289
3290 clean-noinstPROGRAMS:
3291         @list='$(noinst_PROGRAMS)'; test -n "$$list" || exit 0; \
3292         echo " rm -f" $$list; \
3293         rm -f $$list || exit $$?; \
3294         test -n "$(EXEEXT)" || exit 0; \
3295         list=`for p in $$list; do echo "$$p"; done | sed 's/$(EXEEXT)$$//'`; \
3296         echo " rm -f" $$list; \
3297         rm -f $$list
3298
3299 aarch64/run$(EXEEXT): $(aarch64_run_OBJECTS) $(aarch64_run_DEPENDENCIES) $(EXTRA_aarch64_run_DEPENDENCIES) aarch64/$(am__dirstamp)
3300         @rm -f aarch64/run$(EXEEXT)
3301         $(AM_V_CCLD)$(LINK) $(aarch64_run_OBJECTS) $(aarch64_run_LDADD) $(LIBS)
3302
3303 arm/run$(EXEEXT): $(arm_run_OBJECTS) $(arm_run_DEPENDENCIES) $(EXTRA_arm_run_DEPENDENCIES) arm/$(am__dirstamp)
3304         @rm -f arm/run$(EXEEXT)
3305         $(AM_V_CCLD)$(LINK) $(arm_run_OBJECTS) $(arm_run_LDADD) $(LIBS)
3306
3307 avr/run$(EXEEXT): $(avr_run_OBJECTS) $(avr_run_DEPENDENCIES) $(EXTRA_avr_run_DEPENDENCIES) avr/$(am__dirstamp)
3308         @rm -f avr/run$(EXEEXT)
3309         $(AM_V_CCLD)$(LINK) $(avr_run_OBJECTS) $(avr_run_LDADD) $(LIBS)
3310
3311 bfin/run$(EXEEXT): $(bfin_run_OBJECTS) $(bfin_run_DEPENDENCIES) $(EXTRA_bfin_run_DEPENDENCIES) bfin/$(am__dirstamp)
3312         @rm -f bfin/run$(EXEEXT)
3313         $(AM_V_CCLD)$(LINK) $(bfin_run_OBJECTS) $(bfin_run_LDADD) $(LIBS)
3314
3315 bpf/run$(EXEEXT): $(bpf_run_OBJECTS) $(bpf_run_DEPENDENCIES) $(EXTRA_bpf_run_DEPENDENCIES) bpf/$(am__dirstamp)
3316         @rm -f bpf/run$(EXEEXT)
3317         $(AM_V_CCLD)$(LINK) $(bpf_run_OBJECTS) $(bpf_run_LDADD) $(LIBS)
3318 cr16/$(DEPDIR)/$(am__dirstamp):
3319         @$(MKDIR_P) cr16/$(DEPDIR)
3320         @: > cr16/$(DEPDIR)/$(am__dirstamp)
3321 cr16/gencode.$(OBJEXT): cr16/$(am__dirstamp) \
3322         cr16/$(DEPDIR)/$(am__dirstamp)
3323
3324 @SIM_ENABLE_ARCH_cr16_FALSE@cr16/gencode$(EXEEXT): $(cr16_gencode_OBJECTS) $(cr16_gencode_DEPENDENCIES) $(EXTRA_cr16_gencode_DEPENDENCIES) cr16/$(am__dirstamp)
3325 @SIM_ENABLE_ARCH_cr16_FALSE@    @rm -f cr16/gencode$(EXEEXT)
3326 @SIM_ENABLE_ARCH_cr16_FALSE@    $(AM_V_CCLD)$(LINK) $(cr16_gencode_OBJECTS) $(cr16_gencode_LDADD) $(LIBS)
3327
3328 cr16/run$(EXEEXT): $(cr16_run_OBJECTS) $(cr16_run_DEPENDENCIES) $(EXTRA_cr16_run_DEPENDENCIES) cr16/$(am__dirstamp)
3329         @rm -f cr16/run$(EXEEXT)
3330         $(AM_V_CCLD)$(LINK) $(cr16_run_OBJECTS) $(cr16_run_LDADD) $(LIBS)
3331
3332 cris/run$(EXEEXT): $(cris_run_OBJECTS) $(cris_run_DEPENDENCIES) $(EXTRA_cris_run_DEPENDENCIES) cris/$(am__dirstamp)
3333         @rm -f cris/run$(EXEEXT)
3334         $(AM_V_CCLD)$(LINK) $(cris_run_OBJECTS) $(cris_run_LDADD) $(LIBS)
3335 cris/$(DEPDIR)/$(am__dirstamp):
3336         @$(MKDIR_P) cris/$(DEPDIR)
3337         @: > cris/$(DEPDIR)/$(am__dirstamp)
3338 cris/rvdummy.$(OBJEXT): cris/$(am__dirstamp) \
3339         cris/$(DEPDIR)/$(am__dirstamp)
3340
3341 cris/rvdummy$(EXEEXT): $(cris_rvdummy_OBJECTS) $(cris_rvdummy_DEPENDENCIES) $(EXTRA_cris_rvdummy_DEPENDENCIES) cris/$(am__dirstamp)
3342         @rm -f cris/rvdummy$(EXEEXT)
3343         $(AM_V_CCLD)$(LINK) $(cris_rvdummy_OBJECTS) $(cris_rvdummy_LDADD) $(LIBS)
3344 d10v/$(DEPDIR)/$(am__dirstamp):
3345         @$(MKDIR_P) d10v/$(DEPDIR)
3346         @: > d10v/$(DEPDIR)/$(am__dirstamp)
3347 d10v/gencode.$(OBJEXT): d10v/$(am__dirstamp) \
3348         d10v/$(DEPDIR)/$(am__dirstamp)
3349
3350 @SIM_ENABLE_ARCH_d10v_FALSE@d10v/gencode$(EXEEXT): $(d10v_gencode_OBJECTS) $(d10v_gencode_DEPENDENCIES) $(EXTRA_d10v_gencode_DEPENDENCIES) d10v/$(am__dirstamp)
3351 @SIM_ENABLE_ARCH_d10v_FALSE@    @rm -f d10v/gencode$(EXEEXT)
3352 @SIM_ENABLE_ARCH_d10v_FALSE@    $(AM_V_CCLD)$(LINK) $(d10v_gencode_OBJECTS) $(d10v_gencode_LDADD) $(LIBS)
3353
3354 d10v/run$(EXEEXT): $(d10v_run_OBJECTS) $(d10v_run_DEPENDENCIES) $(EXTRA_d10v_run_DEPENDENCIES) d10v/$(am__dirstamp)
3355         @rm -f d10v/run$(EXEEXT)
3356         $(AM_V_CCLD)$(LINK) $(d10v_run_OBJECTS) $(d10v_run_LDADD) $(LIBS)
3357
3358 erc32/run$(EXEEXT): $(erc32_run_OBJECTS) $(erc32_run_DEPENDENCIES) $(EXTRA_erc32_run_DEPENDENCIES) erc32/$(am__dirstamp)
3359         @rm -f erc32/run$(EXEEXT)
3360         $(AM_V_CCLD)$(LINK) $(erc32_run_OBJECTS) $(erc32_run_LDADD) $(LIBS)
3361 erc32/$(DEPDIR)/$(am__dirstamp):
3362         @$(MKDIR_P) erc32/$(DEPDIR)
3363         @: > erc32/$(DEPDIR)/$(am__dirstamp)
3364 erc32/sis.$(OBJEXT): erc32/$(am__dirstamp) \
3365         erc32/$(DEPDIR)/$(am__dirstamp)
3366
3367 @SIM_ENABLE_ARCH_erc32_FALSE@erc32/sis$(EXEEXT): $(erc32_sis_OBJECTS) $(erc32_sis_DEPENDENCIES) $(EXTRA_erc32_sis_DEPENDENCIES) erc32/$(am__dirstamp)
3368 @SIM_ENABLE_ARCH_erc32_FALSE@   @rm -f erc32/sis$(EXEEXT)
3369 @SIM_ENABLE_ARCH_erc32_FALSE@   $(AM_V_CCLD)$(LINK) $(erc32_sis_OBJECTS) $(erc32_sis_LDADD) $(LIBS)
3370
3371 example-synacor/run$(EXEEXT): $(example_synacor_run_OBJECTS) $(example_synacor_run_DEPENDENCIES) $(EXTRA_example_synacor_run_DEPENDENCIES) example-synacor/$(am__dirstamp)
3372         @rm -f example-synacor/run$(EXEEXT)
3373         $(AM_V_CCLD)$(LINK) $(example_synacor_run_OBJECTS) $(example_synacor_run_LDADD) $(LIBS)
3374
3375 frv/run$(EXEEXT): $(frv_run_OBJECTS) $(frv_run_DEPENDENCIES) $(EXTRA_frv_run_DEPENDENCIES) frv/$(am__dirstamp)
3376         @rm -f frv/run$(EXEEXT)
3377         $(AM_V_CCLD)$(LINK) $(frv_run_OBJECTS) $(frv_run_LDADD) $(LIBS)
3378
3379 ft32/run$(EXEEXT): $(ft32_run_OBJECTS) $(ft32_run_DEPENDENCIES) $(EXTRA_ft32_run_DEPENDENCIES) ft32/$(am__dirstamp)
3380         @rm -f ft32/run$(EXEEXT)
3381         $(AM_V_CCLD)$(LINK) $(ft32_run_OBJECTS) $(ft32_run_LDADD) $(LIBS)
3382
3383 h8300/run$(EXEEXT): $(h8300_run_OBJECTS) $(h8300_run_DEPENDENCIES) $(EXTRA_h8300_run_DEPENDENCIES) h8300/$(am__dirstamp)
3384         @rm -f h8300/run$(EXEEXT)
3385         $(AM_V_CCLD)$(LINK) $(h8300_run_OBJECTS) $(h8300_run_LDADD) $(LIBS)
3386
3387 igen/filter$(EXEEXT): $(igen_filter_OBJECTS) $(igen_filter_DEPENDENCIES) $(EXTRA_igen_filter_DEPENDENCIES) igen/$(am__dirstamp)
3388         @rm -f igen/filter$(EXEEXT)
3389         $(AM_V_CCLD)$(LINK) $(igen_filter_OBJECTS) $(igen_filter_LDADD) $(LIBS)
3390
3391 igen/gen$(EXEEXT): $(igen_gen_OBJECTS) $(igen_gen_DEPENDENCIES) $(EXTRA_igen_gen_DEPENDENCIES) igen/$(am__dirstamp)
3392         @rm -f igen/gen$(EXEEXT)
3393         $(AM_V_CCLD)$(LINK) $(igen_gen_OBJECTS) $(igen_gen_LDADD) $(LIBS)
3394 igen/igen.$(OBJEXT): igen/$(am__dirstamp) \
3395         igen/$(DEPDIR)/$(am__dirstamp)
3396
3397 @SIM_ENABLE_IGEN_FALSE@igen/igen$(EXEEXT): $(igen_igen_OBJECTS) $(igen_igen_DEPENDENCIES) $(EXTRA_igen_igen_DEPENDENCIES) igen/$(am__dirstamp)
3398 @SIM_ENABLE_IGEN_FALSE@ @rm -f igen/igen$(EXEEXT)
3399 @SIM_ENABLE_IGEN_FALSE@ $(AM_V_CCLD)$(LINK) $(igen_igen_OBJECTS) $(igen_igen_LDADD) $(LIBS)
3400
3401 igen/ld-cache$(EXEEXT): $(igen_ld_cache_OBJECTS) $(igen_ld_cache_DEPENDENCIES) $(EXTRA_igen_ld_cache_DEPENDENCIES) igen/$(am__dirstamp)
3402         @rm -f igen/ld-cache$(EXEEXT)
3403         $(AM_V_CCLD)$(LINK) $(igen_ld_cache_OBJECTS) $(igen_ld_cache_LDADD) $(LIBS)
3404
3405 igen/ld-decode$(EXEEXT): $(igen_ld_decode_OBJECTS) $(igen_ld_decode_DEPENDENCIES) $(EXTRA_igen_ld_decode_DEPENDENCIES) igen/$(am__dirstamp)
3406         @rm -f igen/ld-decode$(EXEEXT)
3407         $(AM_V_CCLD)$(LINK) $(igen_ld_decode_OBJECTS) $(igen_ld_decode_LDADD) $(LIBS)
3408
3409 igen/ld-insn$(EXEEXT): $(igen_ld_insn_OBJECTS) $(igen_ld_insn_DEPENDENCIES) $(EXTRA_igen_ld_insn_DEPENDENCIES) igen/$(am__dirstamp)
3410         @rm -f igen/ld-insn$(EXEEXT)
3411         $(AM_V_CCLD)$(LINK) $(igen_ld_insn_OBJECTS) $(igen_ld_insn_LDADD) $(LIBS)
3412
3413 igen/table$(EXEEXT): $(igen_table_OBJECTS) $(igen_table_DEPENDENCIES) $(EXTRA_igen_table_DEPENDENCIES) igen/$(am__dirstamp)
3414         @rm -f igen/table$(EXEEXT)
3415         $(AM_V_CCLD)$(LINK) $(igen_table_OBJECTS) $(igen_table_LDADD) $(LIBS)
3416
3417 iq2000/run$(EXEEXT): $(iq2000_run_OBJECTS) $(iq2000_run_DEPENDENCIES) $(EXTRA_iq2000_run_DEPENDENCIES) iq2000/$(am__dirstamp)
3418         @rm -f iq2000/run$(EXEEXT)
3419         $(AM_V_CCLD)$(LINK) $(iq2000_run_OBJECTS) $(iq2000_run_LDADD) $(LIBS)
3420
3421 lm32/run$(EXEEXT): $(lm32_run_OBJECTS) $(lm32_run_DEPENDENCIES) $(EXTRA_lm32_run_DEPENDENCIES) lm32/$(am__dirstamp)
3422         @rm -f lm32/run$(EXEEXT)
3423         $(AM_V_CCLD)$(LINK) $(lm32_run_OBJECTS) $(lm32_run_LDADD) $(LIBS)
3424 m32c/$(DEPDIR)/$(am__dirstamp):
3425         @$(MKDIR_P) m32c/$(DEPDIR)
3426         @: > m32c/$(DEPDIR)/$(am__dirstamp)
3427 m32c/opc2c.$(OBJEXT): m32c/$(am__dirstamp) \
3428         m32c/$(DEPDIR)/$(am__dirstamp)
3429
3430 @SIM_ENABLE_ARCH_m32c_FALSE@m32c/opc2c$(EXEEXT): $(m32c_opc2c_OBJECTS) $(m32c_opc2c_DEPENDENCIES) $(EXTRA_m32c_opc2c_DEPENDENCIES) m32c/$(am__dirstamp)
3431 @SIM_ENABLE_ARCH_m32c_FALSE@    @rm -f m32c/opc2c$(EXEEXT)
3432 @SIM_ENABLE_ARCH_m32c_FALSE@    $(AM_V_CCLD)$(LINK) $(m32c_opc2c_OBJECTS) $(m32c_opc2c_LDADD) $(LIBS)
3433
3434 m32c/run$(EXEEXT): $(m32c_run_OBJECTS) $(m32c_run_DEPENDENCIES) $(EXTRA_m32c_run_DEPENDENCIES) m32c/$(am__dirstamp)
3435         @rm -f m32c/run$(EXEEXT)
3436         $(AM_V_CCLD)$(LINK) $(m32c_run_OBJECTS) $(m32c_run_LDADD) $(LIBS)
3437
3438 m32r/run$(EXEEXT): $(m32r_run_OBJECTS) $(m32r_run_DEPENDENCIES) $(EXTRA_m32r_run_DEPENDENCIES) m32r/$(am__dirstamp)
3439         @rm -f m32r/run$(EXEEXT)
3440         $(AM_V_CCLD)$(LINK) $(m32r_run_OBJECTS) $(m32r_run_LDADD) $(LIBS)
3441 m68hc11/$(DEPDIR)/$(am__dirstamp):
3442         @$(MKDIR_P) m68hc11/$(DEPDIR)
3443         @: > m68hc11/$(DEPDIR)/$(am__dirstamp)
3444 m68hc11/gencode.$(OBJEXT): m68hc11/$(am__dirstamp) \
3445         m68hc11/$(DEPDIR)/$(am__dirstamp)
3446
3447 @SIM_ENABLE_ARCH_m68hc11_FALSE@m68hc11/gencode$(EXEEXT): $(m68hc11_gencode_OBJECTS) $(m68hc11_gencode_DEPENDENCIES) $(EXTRA_m68hc11_gencode_DEPENDENCIES) m68hc11/$(am__dirstamp)
3448 @SIM_ENABLE_ARCH_m68hc11_FALSE@ @rm -f m68hc11/gencode$(EXEEXT)
3449 @SIM_ENABLE_ARCH_m68hc11_FALSE@ $(AM_V_CCLD)$(LINK) $(m68hc11_gencode_OBJECTS) $(m68hc11_gencode_LDADD) $(LIBS)
3450
3451 m68hc11/run$(EXEEXT): $(m68hc11_run_OBJECTS) $(m68hc11_run_DEPENDENCIES) $(EXTRA_m68hc11_run_DEPENDENCIES) m68hc11/$(am__dirstamp)
3452         @rm -f m68hc11/run$(EXEEXT)
3453         $(AM_V_CCLD)$(LINK) $(m68hc11_run_OBJECTS) $(m68hc11_run_LDADD) $(LIBS)
3454
3455 mcore/run$(EXEEXT): $(mcore_run_OBJECTS) $(mcore_run_DEPENDENCIES) $(EXTRA_mcore_run_DEPENDENCIES) mcore/$(am__dirstamp)
3456         @rm -f mcore/run$(EXEEXT)
3457         $(AM_V_CCLD)$(LINK) $(mcore_run_OBJECTS) $(mcore_run_LDADD) $(LIBS)
3458
3459 microblaze/run$(EXEEXT): $(microblaze_run_OBJECTS) $(microblaze_run_DEPENDENCIES) $(EXTRA_microblaze_run_DEPENDENCIES) microblaze/$(am__dirstamp)
3460         @rm -f microblaze/run$(EXEEXT)
3461         $(AM_V_CCLD)$(LINK) $(microblaze_run_OBJECTS) $(microblaze_run_LDADD) $(LIBS)
3462
3463 mips/run$(EXEEXT): $(mips_run_OBJECTS) $(mips_run_DEPENDENCIES) $(EXTRA_mips_run_DEPENDENCIES) mips/$(am__dirstamp)
3464         @rm -f mips/run$(EXEEXT)
3465         $(AM_V_CCLD)$(LINK) $(mips_run_OBJECTS) $(mips_run_LDADD) $(LIBS)
3466
3467 mn10300/run$(EXEEXT): $(mn10300_run_OBJECTS) $(mn10300_run_DEPENDENCIES) $(EXTRA_mn10300_run_DEPENDENCIES) mn10300/$(am__dirstamp)
3468         @rm -f mn10300/run$(EXEEXT)
3469         $(AM_V_CCLD)$(LINK) $(mn10300_run_OBJECTS) $(mn10300_run_LDADD) $(LIBS)
3470
3471 moxie/run$(EXEEXT): $(moxie_run_OBJECTS) $(moxie_run_DEPENDENCIES) $(EXTRA_moxie_run_DEPENDENCIES) moxie/$(am__dirstamp)
3472         @rm -f moxie/run$(EXEEXT)
3473         $(AM_V_CCLD)$(LINK) $(moxie_run_OBJECTS) $(moxie_run_LDADD) $(LIBS)
3474
3475 msp430/run$(EXEEXT): $(msp430_run_OBJECTS) $(msp430_run_DEPENDENCIES) $(EXTRA_msp430_run_DEPENDENCIES) msp430/$(am__dirstamp)
3476         @rm -f msp430/run$(EXEEXT)
3477         $(AM_V_CCLD)$(LINK) $(msp430_run_OBJECTS) $(msp430_run_LDADD) $(LIBS)
3478
3479 or1k/run$(EXEEXT): $(or1k_run_OBJECTS) $(or1k_run_DEPENDENCIES) $(EXTRA_or1k_run_DEPENDENCIES) or1k/$(am__dirstamp)
3480         @rm -f or1k/run$(EXEEXT)
3481         $(AM_V_CCLD)$(LINK) $(or1k_run_OBJECTS) $(or1k_run_LDADD) $(LIBS)
3482 ppc/$(am__dirstamp):
3483         @$(MKDIR_P) ppc
3484         @: > ppc/$(am__dirstamp)
3485 ppc/$(DEPDIR)/$(am__dirstamp):
3486         @$(MKDIR_P) ppc/$(DEPDIR)
3487         @: > ppc/$(DEPDIR)/$(am__dirstamp)
3488 ppc/psim.$(OBJEXT): ppc/$(am__dirstamp) ppc/$(DEPDIR)/$(am__dirstamp)
3489
3490 @SIM_ENABLE_ARCH_ppc_FALSE@ppc/psim$(EXEEXT): $(ppc_psim_OBJECTS) $(ppc_psim_DEPENDENCIES) $(EXTRA_ppc_psim_DEPENDENCIES) ppc/$(am__dirstamp)
3491 @SIM_ENABLE_ARCH_ppc_FALSE@     @rm -f ppc/psim$(EXEEXT)
3492 @SIM_ENABLE_ARCH_ppc_FALSE@     $(AM_V_CCLD)$(LINK) $(ppc_psim_OBJECTS) $(ppc_psim_LDADD) $(LIBS)
3493
3494 ppc/run$(EXEEXT): $(ppc_run_OBJECTS) $(ppc_run_DEPENDENCIES) $(EXTRA_ppc_run_DEPENDENCIES) ppc/$(am__dirstamp)
3495         @rm -f ppc/run$(EXEEXT)
3496         $(AM_V_CCLD)$(LINK) $(ppc_run_OBJECTS) $(ppc_run_LDADD) $(LIBS)
3497
3498 pru/run$(EXEEXT): $(pru_run_OBJECTS) $(pru_run_DEPENDENCIES) $(EXTRA_pru_run_DEPENDENCIES) pru/$(am__dirstamp)
3499         @rm -f pru/run$(EXEEXT)
3500         $(AM_V_CCLD)$(LINK) $(pru_run_OBJECTS) $(pru_run_LDADD) $(LIBS)
3501
3502 riscv/run$(EXEEXT): $(riscv_run_OBJECTS) $(riscv_run_DEPENDENCIES) $(EXTRA_riscv_run_DEPENDENCIES) riscv/$(am__dirstamp)
3503         @rm -f riscv/run$(EXEEXT)
3504         $(AM_V_CCLD)$(LINK) $(riscv_run_OBJECTS) $(riscv_run_LDADD) $(LIBS)
3505 rl78/$(am__dirstamp):
3506         @$(MKDIR_P) rl78
3507         @: > rl78/$(am__dirstamp)
3508
3509 rl78/run$(EXEEXT): $(rl78_run_OBJECTS) $(rl78_run_DEPENDENCIES) $(EXTRA_rl78_run_DEPENDENCIES) rl78/$(am__dirstamp)
3510         @rm -f rl78/run$(EXEEXT)
3511         $(AM_V_CCLD)$(LINK) $(rl78_run_OBJECTS) $(rl78_run_LDADD) $(LIBS)
3512 rx/$(am__dirstamp):
3513         @$(MKDIR_P) rx
3514         @: > rx/$(am__dirstamp)
3515
3516 rx/run$(EXEEXT): $(rx_run_OBJECTS) $(rx_run_DEPENDENCIES) $(EXTRA_rx_run_DEPENDENCIES) rx/$(am__dirstamp)
3517         @rm -f rx/run$(EXEEXT)
3518         $(AM_V_CCLD)$(LINK) $(rx_run_OBJECTS) $(rx_run_LDADD) $(LIBS)
3519 sh/$(am__dirstamp):
3520         @$(MKDIR_P) sh
3521         @: > sh/$(am__dirstamp)
3522 sh/$(DEPDIR)/$(am__dirstamp):
3523         @$(MKDIR_P) sh/$(DEPDIR)
3524         @: > sh/$(DEPDIR)/$(am__dirstamp)
3525 sh/gencode.$(OBJEXT): sh/$(am__dirstamp) sh/$(DEPDIR)/$(am__dirstamp)
3526
3527 @SIM_ENABLE_ARCH_sh_FALSE@sh/gencode$(EXEEXT): $(sh_gencode_OBJECTS) $(sh_gencode_DEPENDENCIES) $(EXTRA_sh_gencode_DEPENDENCIES) sh/$(am__dirstamp)
3528 @SIM_ENABLE_ARCH_sh_FALSE@      @rm -f sh/gencode$(EXEEXT)
3529 @SIM_ENABLE_ARCH_sh_FALSE@      $(AM_V_CCLD)$(LINK) $(sh_gencode_OBJECTS) $(sh_gencode_LDADD) $(LIBS)
3530
3531 sh/run$(EXEEXT): $(sh_run_OBJECTS) $(sh_run_DEPENDENCIES) $(EXTRA_sh_run_DEPENDENCIES) sh/$(am__dirstamp)
3532         @rm -f sh/run$(EXEEXT)
3533         $(AM_V_CCLD)$(LINK) $(sh_run_OBJECTS) $(sh_run_LDADD) $(LIBS)
3534 testsuite/common/$(am__dirstamp):
3535         @$(MKDIR_P) testsuite/common
3536         @: > testsuite/common/$(am__dirstamp)
3537 testsuite/common/$(DEPDIR)/$(am__dirstamp):
3538         @$(MKDIR_P) testsuite/common/$(DEPDIR)
3539         @: > testsuite/common/$(DEPDIR)/$(am__dirstamp)
3540 testsuite/common/alu-tst.$(OBJEXT): testsuite/common/$(am__dirstamp) \
3541         testsuite/common/$(DEPDIR)/$(am__dirstamp)
3542 testsuite/common/bits-gen.$(OBJEXT): testsuite/common/$(am__dirstamp) \
3543         testsuite/common/$(DEPDIR)/$(am__dirstamp)
3544 testsuite/common/bits32m0.$(OBJEXT): testsuite/common/$(am__dirstamp) \
3545         testsuite/common/$(DEPDIR)/$(am__dirstamp)
3546 testsuite/common/bits32m31.$(OBJEXT):  \
3547         testsuite/common/$(am__dirstamp) \
3548         testsuite/common/$(DEPDIR)/$(am__dirstamp)
3549 testsuite/common/bits64m0.$(OBJEXT): testsuite/common/$(am__dirstamp) \
3550         testsuite/common/$(DEPDIR)/$(am__dirstamp)
3551 testsuite/common/bits64m63.$(OBJEXT):  \
3552         testsuite/common/$(am__dirstamp) \
3553         testsuite/common/$(DEPDIR)/$(am__dirstamp)
3554 testsuite/common/fpu-tst.$(OBJEXT): testsuite/common/$(am__dirstamp) \
3555         testsuite/common/$(DEPDIR)/$(am__dirstamp)
3556 v850/$(am__dirstamp):
3557         @$(MKDIR_P) v850
3558         @: > v850/$(am__dirstamp)
3559
3560 v850/run$(EXEEXT): $(v850_run_OBJECTS) $(v850_run_DEPENDENCIES) $(EXTRA_v850_run_DEPENDENCIES) v850/$(am__dirstamp)
3561         @rm -f v850/run$(EXEEXT)
3562         $(AM_V_CCLD)$(LINK) $(v850_run_OBJECTS) $(v850_run_LDADD) $(LIBS)
3563
3564 mostlyclean-compile:
3565         -rm -f *.$(OBJEXT)
3566         -rm -f common/*.$(OBJEXT)
3567         -rm -f cr16/*.$(OBJEXT)
3568         -rm -f cris/*.$(OBJEXT)
3569         -rm -f d10v/*.$(OBJEXT)
3570         -rm -f erc32/*.$(OBJEXT)
3571         -rm -f igen/*.$(OBJEXT)
3572         -rm -f m32c/*.$(OBJEXT)
3573         -rm -f m68hc11/*.$(OBJEXT)
3574         -rm -f ppc/*.$(OBJEXT)
3575         -rm -f sh/*.$(OBJEXT)
3576         -rm -f testsuite/common/*.$(OBJEXT)
3577
3578 distclean-compile:
3579         -rm -f *.tab.c
3580
3581 @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/callback.Po@am__quote@
3582 @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/portability.Po@am__quote@
3583 @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/sim-load.Po@am__quote@
3584 @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/syscall.Po@am__quote@
3585 @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/target-newlib-errno.Po@am__quote@
3586 @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/target-newlib-open.Po@am__quote@
3587 @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/target-newlib-signal.Po@am__quote@
3588 @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/target-newlib-syscall.Po@am__quote@
3589 @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/version.Po@am__quote@
3590 @AMDEP_TRUE@@am__include@ @am__quote@cr16/$(DEPDIR)/gencode.Po@am__quote@
3591 @AMDEP_TRUE@@am__include@ @am__quote@cris/$(DEPDIR)/rvdummy.Po@am__quote@
3592 @AMDEP_TRUE@@am__include@ @am__quote@d10v/$(DEPDIR)/gencode.Po@am__quote@
3593 @AMDEP_TRUE@@am__include@ @am__quote@erc32/$(DEPDIR)/sis.Po@am__quote@
3594 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/filter.Po@am__quote@
3595 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/filter_host.Po@am__quote@
3596 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-engine.Po@am__quote@
3597 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-icache.Po@am__quote@
3598 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-idecode.Po@am__quote@
3599 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-itable.Po@am__quote@
3600 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-model.Po@am__quote@
3601 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-semantics.Po@am__quote@
3602 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-support.Po@am__quote@
3603 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen.Po@am__quote@
3604 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/igen.Po@am__quote@
3605 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/ld-cache.Po@am__quote@
3606 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/ld-decode.Po@am__quote@
3607 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/ld-insn.Po@am__quote@
3608 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/lf.Po@am__quote@
3609 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/misc.Po@am__quote@
3610 @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/table.Po@am__quote@
3611 @AMDEP_TRUE@@am__include@ @am__quote@m32c/$(DEPDIR)/opc2c.Po@am__quote@
3612 @AMDEP_TRUE@@am__include@ @am__quote@m68hc11/$(DEPDIR)/gencode.Po@am__quote@
3613 @AMDEP_TRUE@@am__include@ @am__quote@ppc/$(DEPDIR)/psim.Po@am__quote@
3614 @AMDEP_TRUE@@am__include@ @am__quote@sh/$(DEPDIR)/gencode.Po@am__quote@
3615 @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/alu-tst.Po@am__quote@
3616 @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/bits-gen.Po@am__quote@
3617 @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/bits32m0.Po@am__quote@
3618 @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/bits32m31.Po@am__quote@
3619 @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/bits64m0.Po@am__quote@
3620 @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/bits64m63.Po@am__quote@
3621 @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/fpu-tst.Po@am__quote@
3622
3623 .c.o:
3624 @am__fastdepCC_TRUE@    $(AM_V_CC)depbase=`echo $@ | sed 's|[^/]*$$|$(DEPDIR)/&|;s|\.o$$||'`;\
3625 @am__fastdepCC_TRUE@    $(COMPILE) -MT $@ -MD -MP -MF $$depbase.Tpo -c -o $@ $< &&\
3626 @am__fastdepCC_TRUE@    $(am__mv) $$depbase.Tpo $$depbase.Po
3627 @AMDEP_TRUE@@am__fastdepCC_FALSE@       $(AM_V_CC)source='$<' object='$@' libtool=no @AMDEPBACKSLASH@
3628 @AMDEP_TRUE@@am__fastdepCC_FALSE@       DEPDIR=$(DEPDIR) $(CCDEPMODE) $(depcomp) @AMDEPBACKSLASH@
3629 @am__fastdepCC_FALSE@   $(AM_V_CC@am__nodep@)$(COMPILE) -c -o $@ $<
3630
3631 .c.obj:
3632 @am__fastdepCC_TRUE@    $(AM_V_CC)depbase=`echo $@ | sed 's|[^/]*$$|$(DEPDIR)/&|;s|\.obj$$||'`;\
3633 @am__fastdepCC_TRUE@    $(COMPILE) -MT $@ -MD -MP -MF $$depbase.Tpo -c -o $@ `$(CYGPATH_W) '$<'` &&\
3634 @am__fastdepCC_TRUE@    $(am__mv) $$depbase.Tpo $$depbase.Po
3635 @AMDEP_TRUE@@am__fastdepCC_FALSE@       $(AM_V_CC)source='$<' object='$@' libtool=no @AMDEPBACKSLASH@
3636 @AMDEP_TRUE@@am__fastdepCC_FALSE@       DEPDIR=$(DEPDIR) $(CCDEPMODE) $(depcomp) @AMDEPBACKSLASH@
3637 @am__fastdepCC_FALSE@   $(AM_V_CC@am__nodep@)$(COMPILE) -c -o $@ `$(CYGPATH_W) '$<'`
3638
3639 .c.lo:
3640 @am__fastdepCC_TRUE@    $(AM_V_CC)depbase=`echo $@ | sed 's|[^/]*$$|$(DEPDIR)/&|;s|\.lo$$||'`;\
3641 @am__fastdepCC_TRUE@    $(LTCOMPILE) -MT $@ -MD -MP -MF $$depbase.Tpo -c -o $@ $< &&\
3642 @am__fastdepCC_TRUE@    $(am__mv) $$depbase.Tpo $$depbase.Plo
3643 @AMDEP_TRUE@@am__fastdepCC_FALSE@       $(AM_V_CC)source='$<' object='$@' libtool=yes @AMDEPBACKSLASH@
3644 @AMDEP_TRUE@@am__fastdepCC_FALSE@       DEPDIR=$(DEPDIR) $(CCDEPMODE) $(depcomp) @AMDEPBACKSLASH@
3645 @am__fastdepCC_FALSE@   $(AM_V_CC@am__nodep@)$(LTCOMPILE) -c -o $@ $<
3646
3647 mostlyclean-libtool:
3648         -rm -f *.lo
3649
3650 clean-libtool:
3651         -rm -rf .libs _libs
3652         -rm -rf aarch64/.libs aarch64/_libs
3653         -rm -rf arm/.libs arm/_libs
3654         -rm -rf avr/.libs avr/_libs
3655         -rm -rf bfin/.libs bfin/_libs
3656         -rm -rf bpf/.libs bpf/_libs
3657         -rm -rf cr16/.libs cr16/_libs
3658         -rm -rf cris/.libs cris/_libs
3659         -rm -rf d10v/.libs d10v/_libs
3660         -rm -rf erc32/.libs erc32/_libs
3661         -rm -rf example-synacor/.libs example-synacor/_libs
3662         -rm -rf frv/.libs frv/_libs
3663         -rm -rf ft32/.libs ft32/_libs
3664         -rm -rf h8300/.libs h8300/_libs
3665         -rm -rf igen/.libs igen/_libs
3666         -rm -rf iq2000/.libs iq2000/_libs
3667         -rm -rf lm32/.libs lm32/_libs
3668         -rm -rf m32c/.libs m32c/_libs
3669         -rm -rf m32r/.libs m32r/_libs
3670         -rm -rf m68hc11/.libs m68hc11/_libs
3671         -rm -rf mcore/.libs mcore/_libs
3672         -rm -rf microblaze/.libs microblaze/_libs
3673         -rm -rf mips/.libs mips/_libs
3674         -rm -rf mn10300/.libs mn10300/_libs
3675         -rm -rf moxie/.libs moxie/_libs
3676         -rm -rf msp430/.libs msp430/_libs
3677         -rm -rf or1k/.libs or1k/_libs
3678         -rm -rf ppc/.libs ppc/_libs
3679         -rm -rf pru/.libs pru/_libs
3680         -rm -rf riscv/.libs riscv/_libs
3681         -rm -rf rl78/.libs rl78/_libs
3682         -rm -rf rx/.libs rx/_libs
3683         -rm -rf sh/.libs sh/_libs
3684         -rm -rf testsuite/common/.libs testsuite/common/_libs
3685         -rm -rf v850/.libs v850/_libs
3686
3687 distclean-libtool:
3688         -rm -f libtool config.lt
3689 install-armdocDATA: $(armdoc_DATA)
3690         @$(NORMAL_INSTALL)
3691         @list='$(armdoc_DATA)'; test -n "$(armdocdir)" || list=; \
3692         if test -n "$$list"; then \
3693           echo " $(MKDIR_P) '$(DESTDIR)$(armdocdir)'"; \
3694           $(MKDIR_P) "$(DESTDIR)$(armdocdir)" || exit 1; \
3695         fi; \
3696         for p in $$list; do \
3697           if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \
3698           echo "$$d$$p"; \
3699         done | $(am__base_list) | \
3700         while read files; do \
3701           echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(armdocdir)'"; \
3702           $(INSTALL_DATA) $$files "$(DESTDIR)$(armdocdir)" || exit $$?; \
3703         done
3704
3705 uninstall-armdocDATA:
3706         @$(NORMAL_UNINSTALL)
3707         @list='$(armdoc_DATA)'; test -n "$(armdocdir)" || list=; \
3708         files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \
3709         dir='$(DESTDIR)$(armdocdir)'; $(am__uninstall_files_from_dir)
3710 install-dtbDATA: $(dtb_DATA)
3711         @$(NORMAL_INSTALL)
3712         @list='$(dtb_DATA)'; test -n "$(dtbdir)" || list=; \
3713         if test -n "$$list"; then \
3714           echo " $(MKDIR_P) '$(DESTDIR)$(dtbdir)'"; \
3715           $(MKDIR_P) "$(DESTDIR)$(dtbdir)" || exit 1; \
3716         fi; \
3717         for p in $$list; do \
3718           if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \
3719           echo "$$d$$p"; \
3720         done | $(am__base_list) | \
3721         while read files; do \
3722           echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(dtbdir)'"; \
3723           $(INSTALL_DATA) $$files "$(DESTDIR)$(dtbdir)" || exit $$?; \
3724         done
3725
3726 uninstall-dtbDATA:
3727         @$(NORMAL_UNINSTALL)
3728         @list='$(dtb_DATA)'; test -n "$(dtbdir)" || list=; \
3729         files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \
3730         dir='$(DESTDIR)$(dtbdir)'; $(am__uninstall_files_from_dir)
3731 install-erc32docDATA: $(erc32doc_DATA)
3732         @$(NORMAL_INSTALL)
3733         @list='$(erc32doc_DATA)'; test -n "$(erc32docdir)" || list=; \
3734         if test -n "$$list"; then \
3735           echo " $(MKDIR_P) '$(DESTDIR)$(erc32docdir)'"; \
3736           $(MKDIR_P) "$(DESTDIR)$(erc32docdir)" || exit 1; \
3737         fi; \
3738         for p in $$list; do \
3739           if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \
3740           echo "$$d$$p"; \
3741         done | $(am__base_list) | \
3742         while read files; do \
3743           echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(erc32docdir)'"; \
3744           $(INSTALL_DATA) $$files "$(DESTDIR)$(erc32docdir)" || exit $$?; \
3745         done
3746
3747 uninstall-erc32docDATA:
3748         @$(NORMAL_UNINSTALL)
3749         @list='$(erc32doc_DATA)'; test -n "$(erc32docdir)" || list=; \
3750         files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \
3751         dir='$(DESTDIR)$(erc32docdir)'; $(am__uninstall_files_from_dir)
3752 install-frvdocDATA: $(frvdoc_DATA)
3753         @$(NORMAL_INSTALL)
3754         @list='$(frvdoc_DATA)'; test -n "$(frvdocdir)" || list=; \
3755         if test -n "$$list"; then \
3756           echo " $(MKDIR_P) '$(DESTDIR)$(frvdocdir)'"; \
3757           $(MKDIR_P) "$(DESTDIR)$(frvdocdir)" || exit 1; \
3758         fi; \
3759         for p in $$list; do \
3760           if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \
3761           echo "$$d$$p"; \
3762         done | $(am__base_list) | \
3763         while read files; do \
3764           echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(frvdocdir)'"; \
3765           $(INSTALL_DATA) $$files "$(DESTDIR)$(frvdocdir)" || exit $$?; \
3766         done
3767
3768 uninstall-frvdocDATA:
3769         @$(NORMAL_UNINSTALL)
3770         @list='$(frvdoc_DATA)'; test -n "$(frvdocdir)" || list=; \
3771         files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \
3772         dir='$(DESTDIR)$(frvdocdir)'; $(am__uninstall_files_from_dir)
3773 install-or1kdocDATA: $(or1kdoc_DATA)
3774         @$(NORMAL_INSTALL)
3775         @list='$(or1kdoc_DATA)'; test -n "$(or1kdocdir)" || list=; \
3776         if test -n "$$list"; then \
3777           echo " $(MKDIR_P) '$(DESTDIR)$(or1kdocdir)'"; \
3778           $(MKDIR_P) "$(DESTDIR)$(or1kdocdir)" || exit 1; \
3779         fi; \
3780         for p in $$list; do \
3781           if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \
3782           echo "$$d$$p"; \
3783         done | $(am__base_list) | \
3784         while read files; do \
3785           echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(or1kdocdir)'"; \
3786           $(INSTALL_DATA) $$files "$(DESTDIR)$(or1kdocdir)" || exit $$?; \
3787         done
3788
3789 uninstall-or1kdocDATA:
3790         @$(NORMAL_UNINSTALL)
3791         @list='$(or1kdoc_DATA)'; test -n "$(or1kdocdir)" || list=; \
3792         files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \
3793         dir='$(DESTDIR)$(or1kdocdir)'; $(am__uninstall_files_from_dir)
3794 install-ppcdocDATA: $(ppcdoc_DATA)
3795         @$(NORMAL_INSTALL)
3796         @list='$(ppcdoc_DATA)'; test -n "$(ppcdocdir)" || list=; \
3797         if test -n "$$list"; then \
3798           echo " $(MKDIR_P) '$(DESTDIR)$(ppcdocdir)'"; \
3799           $(MKDIR_P) "$(DESTDIR)$(ppcdocdir)" || exit 1; \
3800         fi; \
3801         for p in $$list; do \
3802           if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \
3803           echo "$$d$$p"; \
3804         done | $(am__base_list) | \
3805         while read files; do \
3806           echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(ppcdocdir)'"; \
3807           $(INSTALL_DATA) $$files "$(DESTDIR)$(ppcdocdir)" || exit $$?; \
3808         done
3809
3810 uninstall-ppcdocDATA:
3811         @$(NORMAL_UNINSTALL)
3812         @list='$(ppcdoc_DATA)'; test -n "$(ppcdocdir)" || list=; \
3813         files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \
3814         dir='$(DESTDIR)$(ppcdocdir)'; $(am__uninstall_files_from_dir)
3815 install-rxdocDATA: $(rxdoc_DATA)
3816         @$(NORMAL_INSTALL)
3817         @list='$(rxdoc_DATA)'; test -n "$(rxdocdir)" || list=; \
3818         if test -n "$$list"; then \
3819           echo " $(MKDIR_P) '$(DESTDIR)$(rxdocdir)'"; \
3820           $(MKDIR_P) "$(DESTDIR)$(rxdocdir)" || exit 1; \
3821         fi; \
3822         for p in $$list; do \
3823           if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \
3824           echo "$$d$$p"; \
3825         done | $(am__base_list) | \
3826         while read files; do \
3827           echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(rxdocdir)'"; \
3828           $(INSTALL_DATA) $$files "$(DESTDIR)$(rxdocdir)" || exit $$?; \
3829         done
3830
3831 uninstall-rxdocDATA:
3832         @$(NORMAL_UNINSTALL)
3833         @list='$(rxdoc_DATA)'; test -n "$(rxdocdir)" || list=; \
3834         files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \
3835         dir='$(DESTDIR)$(rxdocdir)'; $(am__uninstall_files_from_dir)
3836 install-pkgincludeHEADERS: $(pkginclude_HEADERS)
3837         @$(NORMAL_INSTALL)
3838         @list='$(pkginclude_HEADERS)'; test -n "$(pkgincludedir)" || list=; \
3839         if test -n "$$list"; then \
3840           echo " $(MKDIR_P) '$(DESTDIR)$(pkgincludedir)'"; \
3841           $(MKDIR_P) "$(DESTDIR)$(pkgincludedir)" || exit 1; \
3842         fi; \
3843         for p in $$list; do \
3844           if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \
3845           echo "$$d$$p"; \
3846         done | $(am__base_list) | \
3847         while read files; do \
3848           echo " $(INSTALL_HEADER) $$files '$(DESTDIR)$(pkgincludedir)'"; \
3849           $(INSTALL_HEADER) $$files "$(DESTDIR)$(pkgincludedir)" || exit $$?; \
3850         done
3851
3852 uninstall-pkgincludeHEADERS:
3853         @$(NORMAL_UNINSTALL)
3854         @list='$(pkginclude_HEADERS)'; test -n "$(pkgincludedir)" || list=; \
3855         files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \
3856         dir='$(DESTDIR)$(pkgincludedir)'; $(am__uninstall_files_from_dir)
3857
3858 # This directory's subdirectories are mostly independent; you can cd
3859 # into them and run 'make' without going through this Makefile.
3860 # To change the values of 'make' variables: instead of editing Makefiles,
3861 # (1) if the variable is set in 'config.status', edit 'config.status'
3862 #     (which will cause the Makefiles to be regenerated when you run 'make');
3863 # (2) otherwise, pass the desired values on the 'make' command line.
3864 $(am__recursive_targets):
3865         @fail=; \
3866         if $(am__make_keepgoing); then \
3867           failcom='fail=yes'; \
3868         else \
3869           failcom='exit 1'; \
3870         fi; \
3871         dot_seen=no; \
3872         target=`echo $@ | sed s/-recursive//`; \
3873         case "$@" in \
3874           distclean-* | maintainer-clean-*) list='$(DIST_SUBDIRS)' ;; \
3875           *) list='$(SUBDIRS)' ;; \
3876         esac; \
3877         for subdir in $$list; do \
3878           echo "Making $$target in $$subdir"; \
3879           if test "$$subdir" = "."; then \
3880             dot_seen=yes; \
3881             local_target="$$target-am"; \
3882           else \
3883             local_target="$$target"; \
3884           fi; \
3885           ($(am__cd) $$subdir && $(MAKE) $(AM_MAKEFLAGS) $$local_target) \
3886           || eval $$failcom; \
3887         done; \
3888         if test "$$dot_seen" = "no"; then \
3889           $(MAKE) $(AM_MAKEFLAGS) "$$target-am" || exit 1; \
3890         fi; test -z "$$fail"
3891
3892 ID: $(am__tagged_files)
3893         $(am__define_uniq_tagged_files); mkid -fID $$unique
3894 tags: tags-recursive
3895 TAGS: tags
3896
3897 tags-am: $(TAGS_DEPENDENCIES) $(am__tagged_files)
3898         set x; \
3899         here=`pwd`; \
3900         if ($(ETAGS) --etags-include --version) >/dev/null 2>&1; then \
3901           include_option=--etags-include; \
3902           empty_fix=.; \
3903         else \
3904           include_option=--include; \
3905           empty_fix=; \
3906         fi; \
3907         list='$(SUBDIRS)'; for subdir in $$list; do \
3908           if test "$$subdir" = .; then :; else \
3909             test ! -f $$subdir/TAGS || \
3910               set "$$@" "$$include_option=$$here/$$subdir/TAGS"; \
3911           fi; \
3912         done; \
3913         $(am__define_uniq_tagged_files); \
3914         shift; \
3915         if test -z "$(ETAGS_ARGS)$$*$$unique"; then :; else \
3916           test -n "$$unique" || unique=$$empty_fix; \
3917           if test $$# -gt 0; then \
3918             $(ETAGS) $(ETAGSFLAGS) $(AM_ETAGSFLAGS) $(ETAGS_ARGS) \
3919               "$$@" $$unique; \
3920           else \
3921             $(ETAGS) $(ETAGSFLAGS) $(AM_ETAGSFLAGS) $(ETAGS_ARGS) \
3922               $$unique; \
3923           fi; \
3924         fi
3925 ctags: ctags-recursive
3926
3927 CTAGS: ctags
3928 ctags-am: $(TAGS_DEPENDENCIES) $(am__tagged_files)
3929         $(am__define_uniq_tagged_files); \
3930         test -z "$(CTAGS_ARGS)$$unique" \
3931           || $(CTAGS) $(CTAGSFLAGS) $(AM_CTAGSFLAGS) $(CTAGS_ARGS) \
3932              $$unique
3933
3934 GTAGS:
3935         here=`$(am__cd) $(top_builddir) && pwd` \
3936           && $(am__cd) $(top_srcdir) \
3937           && gtags -i $(GTAGS_ARGS) "$$here"
3938 cscope: cscope.files
3939         test ! -s cscope.files \
3940           || $(CSCOPE) -b -q $(AM_CSCOPEFLAGS) $(CSCOPEFLAGS) -i cscope.files $(CSCOPE_ARGS)
3941 clean-cscope:
3942         -rm -f cscope.files
3943 cscope.files: clean-cscope cscopelist
3944 cscopelist: cscopelist-recursive
3945
3946 cscopelist-am: $(am__tagged_files)
3947         list='$(am__tagged_files)'; \
3948         case "$(srcdir)" in \
3949           [\\/]* | ?:[\\/]*) sdir="$(srcdir)" ;; \
3950           *) sdir=$(subdir)/$(srcdir) ;; \
3951         esac; \
3952         for i in $$list; do \
3953           if test -f "$$i"; then \
3954             echo "$(subdir)/$$i"; \
3955           else \
3956             echo "$$sdir/$$i"; \
3957           fi; \
3958         done >> $(top_builddir)/cscope.files
3959
3960 distclean-tags:
3961         -rm -f TAGS ID GTAGS GRTAGS GSYMS GPATH tags
3962         -rm -f cscope.out cscope.in.out cscope.po.out cscope.files
3963 site.exp: Makefile $(EXTRA_DEJAGNU_SITE_CONFIG)
3964         @echo 'Making a new site.exp file ...'
3965         @echo '## these variables are automatically generated by make ##' >site.tmp
3966         @echo '# Do not edit here.  If you wish to override these values' >>site.tmp
3967         @echo '# edit the last section' >>site.tmp
3968         @echo 'set srcdir "$(srcdir)"' >>site.tmp
3969         @echo "set objdir `pwd`" >>site.tmp
3970         @echo 'set build_alias "$(build_alias)"' >>site.tmp
3971         @echo 'set build_triplet $(build_triplet)' >>site.tmp
3972         @echo 'set host_alias "$(host_alias)"' >>site.tmp
3973         @echo 'set host_triplet $(host_triplet)' >>site.tmp
3974         @echo 'set target_alias "$(target_alias)"' >>site.tmp
3975         @echo 'set target_triplet $(target_triplet)' >>site.tmp
3976         @list='$(EXTRA_DEJAGNU_SITE_CONFIG)'; for f in $$list; do \
3977           echo "## Begin content included from file $$f.  Do not modify. ##" \
3978            && cat `test -f "$$f" || echo '$(srcdir)/'`$$f \
3979            && echo "## End content included from file $$f. ##" \
3980            || exit 1; \
3981          done >> site.tmp
3982         @echo "## End of auto-generated content; you can edit from here. ##" >> site.tmp
3983         @if test -f site.exp; then \
3984            sed -e '1,/^## End of auto-generated content.*##/d' site.exp >> site.tmp; \
3985          fi
3986         @-rm -f site.bak
3987         @test ! -f site.exp || mv site.exp site.bak
3988         @mv site.tmp site.exp
3989
3990 distclean-DEJAGNU:
3991         -rm -f site.exp site.bak
3992         -l='$(DEJATOOL)'; for tool in $$l; do \
3993           rm -f $$tool.sum $$tool.log; \
3994         done
3995
3996 # Recover from deleted '.trs' file; this should ensure that
3997 # "rm -f foo.log; make foo.trs" re-run 'foo.test', and re-create
3998 # both 'foo.log' and 'foo.trs'.  Break the recipe in two subshells
3999 # to avoid problems with "make -n".
4000 .log.trs:
4001         rm -f $< $@
4002         $(MAKE) $(AM_MAKEFLAGS) $<
4003
4004 # Leading 'am--fnord' is there to ensure the list of targets does not
4005 # expand to empty, as could happen e.g. with make check TESTS=''.
4006 am--fnord $(TEST_LOGS) $(TEST_LOGS:.log=.trs): $(am__force_recheck)
4007 am--force-recheck:
4008         @:
4009
4010 $(TEST_SUITE_LOG): $(TEST_LOGS)
4011         @$(am__set_TESTS_bases); \
4012         am__f_ok () { test -f "$$1" && test -r "$$1"; }; \
4013         redo_bases=`for i in $$bases; do \
4014                       am__f_ok $$i.trs && am__f_ok $$i.log || echo $$i; \
4015                     done`; \
4016         if test -n "$$redo_bases"; then \
4017           redo_logs=`for i in $$redo_bases; do echo $$i.log; done`; \
4018           redo_results=`for i in $$redo_bases; do echo $$i.trs; done`; \
4019           if $(am__make_dryrun); then :; else \
4020             rm -f $$redo_logs && rm -f $$redo_results || exit 1; \
4021           fi; \
4022         fi; \
4023         if test -n "$$am__remaking_logs"; then \
4024           echo "fatal: making $(TEST_SUITE_LOG): possible infinite" \
4025                "recursion detected" >&2; \
4026         elif test -n "$$redo_logs"; then \
4027           am__remaking_logs=yes $(MAKE) $(AM_MAKEFLAGS) $$redo_logs; \
4028         fi; \
4029         if $(am__make_dryrun); then :; else \
4030           st=0;  \
4031           errmsg="fatal: making $(TEST_SUITE_LOG): failed to create"; \
4032           for i in $$redo_bases; do \
4033             test -f $$i.trs && test -r $$i.trs \
4034               || { echo "$$errmsg $$i.trs" >&2; st=1; }; \
4035             test -f $$i.log && test -r $$i.log \
4036               || { echo "$$errmsg $$i.log" >&2; st=1; }; \
4037           done; \
4038           test $$st -eq 0 || exit 1; \
4039         fi
4040         @$(am__sh_e_setup); $(am__tty_colors); $(am__set_TESTS_bases); \
4041         ws='[   ]'; \
4042         results=`for b in $$bases; do echo $$b.trs; done`; \
4043         test -n "$$results" || results=/dev/null; \
4044         all=`  grep "^$$ws*:test-result:"           $$results | wc -l`; \
4045         pass=` grep "^$$ws*:test-result:$$ws*PASS"  $$results | wc -l`; \
4046         fail=` grep "^$$ws*:test-result:$$ws*FAIL"  $$results | wc -l`; \
4047         skip=` grep "^$$ws*:test-result:$$ws*SKIP"  $$results | wc -l`; \
4048         xfail=`grep "^$$ws*:test-result:$$ws*XFAIL" $$results | wc -l`; \
4049         xpass=`grep "^$$ws*:test-result:$$ws*XPASS" $$results | wc -l`; \
4050         error=`grep "^$$ws*:test-result:$$ws*ERROR" $$results | wc -l`; \
4051         if test `expr $$fail + $$xpass + $$error` -eq 0; then \
4052           success=true; \
4053         else \
4054           success=false; \
4055         fi; \
4056         br='==================='; br=$$br$$br$$br$$br; \
4057         result_count () \
4058         { \
4059             if test x"$$1" = x"--maybe-color"; then \
4060               maybe_colorize=yes; \
4061             elif test x"$$1" = x"--no-color"; then \
4062               maybe_colorize=no; \
4063             else \
4064               echo "$@: invalid 'result_count' usage" >&2; exit 4; \
4065             fi; \
4066             shift; \
4067             desc=$$1 count=$$2; \
4068             if test $$maybe_colorize = yes && test $$count -gt 0; then \
4069               color_start=$$3 color_end=$$std; \
4070             else \
4071               color_start= color_end=; \
4072             fi; \
4073             echo "$${color_start}# $$desc $$count$${color_end}"; \
4074         }; \
4075         create_testsuite_report () \
4076         { \
4077           result_count $$1 "TOTAL:" $$all   "$$brg"; \
4078           result_count $$1 "PASS: " $$pass  "$$grn"; \
4079           result_count $$1 "SKIP: " $$skip  "$$blu"; \
4080           result_count $$1 "XFAIL:" $$xfail "$$lgn"; \
4081           result_count $$1 "FAIL: " $$fail  "$$red"; \
4082           result_count $$1 "XPASS:" $$xpass "$$red"; \
4083           result_count $$1 "ERROR:" $$error "$$mgn"; \
4084         }; \
4085         {                                                               \
4086           echo "$(PACKAGE_STRING): $(subdir)/$(TEST_SUITE_LOG)" |       \
4087             $(am__rst_title);                                           \
4088           create_testsuite_report --no-color;                           \
4089           echo;                                                         \
4090           echo ".. contents:: :depth: 2";                               \
4091           echo;                                                         \
4092           for b in $$bases; do echo $$b; done                           \
4093             | $(am__create_global_log);                                 \
4094         } >$(TEST_SUITE_LOG).tmp || exit 1;                             \
4095         mv $(TEST_SUITE_LOG).tmp $(TEST_SUITE_LOG);                     \
4096         if $$success; then                                              \
4097           col="$$grn";                                                  \
4098          else                                                           \
4099           col="$$red";                                                  \
4100           test x"$$VERBOSE" = x || cat $(TEST_SUITE_LOG);               \
4101         fi;                                                             \
4102         echo "$${col}$$br$${std}";                                      \
4103         echo "$${col}Testsuite summary for $(PACKAGE_STRING)$${std}";   \
4104         echo "$${col}$$br$${std}";                                      \
4105         create_testsuite_report --maybe-color;                          \
4106         echo "$$col$$br$$std";                                          \
4107         if $$success; then :; else                                      \
4108           echo "$${col}See $(subdir)/$(TEST_SUITE_LOG)$${std}";         \
4109           if test -n "$(PACKAGE_BUGREPORT)"; then                       \
4110             echo "$${col}Please report to $(PACKAGE_BUGREPORT)$${std}"; \
4111           fi;                                                           \
4112           echo "$$col$$br$$std";                                        \
4113         fi;                                                             \
4114         $$success || exit 1
4115
4116 check-TESTS:
4117         @list='$(RECHECK_LOGS)';           test -z "$$list" || rm -f $$list
4118         @list='$(RECHECK_LOGS:.log=.trs)'; test -z "$$list" || rm -f $$list
4119         @test -z "$(TEST_SUITE_LOG)" || rm -f $(TEST_SUITE_LOG)
4120         @set +e; $(am__set_TESTS_bases); \
4121         log_list=`for i in $$bases; do echo $$i.log; done`; \
4122         trs_list=`for i in $$bases; do echo $$i.trs; done`; \
4123         log_list=`echo $$log_list`; trs_list=`echo $$trs_list`; \
4124         $(MAKE) $(AM_MAKEFLAGS) $(TEST_SUITE_LOG) TEST_LOGS="$$log_list"; \
4125         exit $$?;
4126 recheck: all $(check_PROGRAMS)
4127         @test -z "$(TEST_SUITE_LOG)" || rm -f $(TEST_SUITE_LOG)
4128         @set +e; $(am__set_TESTS_bases); \
4129         bases=`for i in $$bases; do echo $$i; done \
4130                  | $(am__list_recheck_tests)` || exit 1; \
4131         log_list=`for i in $$bases; do echo $$i.log; done`; \
4132         log_list=`echo $$log_list`; \
4133         $(MAKE) $(AM_MAKEFLAGS) $(TEST_SUITE_LOG) \
4134                 am__force_recheck=am--force-recheck \
4135                 TEST_LOGS="$$log_list"; \
4136         exit $$?
4137 testsuite/common/bits32m0.log: testsuite/common/bits32m0$(EXEEXT)
4138         @p='testsuite/common/bits32m0$(EXEEXT)'; \
4139         b='testsuite/common/bits32m0'; \
4140         $(am__check_pre) $(LOG_DRIVER) --test-name "$$f" \
4141         --log-file $$b.log --trs-file $$b.trs \
4142         $(am__common_driver_flags) $(AM_LOG_DRIVER_FLAGS) $(LOG_DRIVER_FLAGS) -- $(LOG_COMPILE) \
4143         "$$tst" $(AM_TESTS_FD_REDIRECT)
4144 testsuite/common/bits32m31.log: testsuite/common/bits32m31$(EXEEXT)
4145         @p='testsuite/common/bits32m31$(EXEEXT)'; \
4146         b='testsuite/common/bits32m31'; \
4147         $(am__check_pre) $(LOG_DRIVER) --test-name "$$f" \
4148         --log-file $$b.log --trs-file $$b.trs \
4149         $(am__common_driver_flags) $(AM_LOG_DRIVER_FLAGS) $(LOG_DRIVER_FLAGS) -- $(LOG_COMPILE) \
4150         "$$tst" $(AM_TESTS_FD_REDIRECT)
4151 testsuite/common/bits64m0.log: testsuite/common/bits64m0$(EXEEXT)
4152         @p='testsuite/common/bits64m0$(EXEEXT)'; \
4153         b='testsuite/common/bits64m0'; \
4154         $(am__check_pre) $(LOG_DRIVER) --test-name "$$f" \
4155         --log-file $$b.log --trs-file $$b.trs \
4156         $(am__common_driver_flags) $(AM_LOG_DRIVER_FLAGS) $(LOG_DRIVER_FLAGS) -- $(LOG_COMPILE) \
4157         "$$tst" $(AM_TESTS_FD_REDIRECT)
4158 testsuite/common/bits64m63.log: testsuite/common/bits64m63$(EXEEXT)
4159         @p='testsuite/common/bits64m63$(EXEEXT)'; \
4160         b='testsuite/common/bits64m63'; \
4161         $(am__check_pre) $(LOG_DRIVER) --test-name "$$f" \
4162         --log-file $$b.log --trs-file $$b.trs \
4163         $(am__common_driver_flags) $(AM_LOG_DRIVER_FLAGS) $(LOG_DRIVER_FLAGS) -- $(LOG_COMPILE) \
4164         "$$tst" $(AM_TESTS_FD_REDIRECT)
4165 testsuite/common/alu-tst.log: testsuite/common/alu-tst$(EXEEXT)
4166         @p='testsuite/common/alu-tst$(EXEEXT)'; \
4167         b='testsuite/common/alu-tst'; \
4168         $(am__check_pre) $(LOG_DRIVER) --test-name "$$f" \
4169         --log-file $$b.log --trs-file $$b.trs \
4170         $(am__common_driver_flags) $(AM_LOG_DRIVER_FLAGS) $(LOG_DRIVER_FLAGS) -- $(LOG_COMPILE) \
4171         "$$tst" $(AM_TESTS_FD_REDIRECT)
4172 .test.log:
4173         @p='$<'; \
4174         $(am__set_b); \
4175         $(am__check_pre) $(TEST_LOG_DRIVER) --test-name "$$f" \
4176         --log-file $$b.log --trs-file $$b.trs \
4177         $(am__common_driver_flags) $(AM_TEST_LOG_DRIVER_FLAGS) $(TEST_LOG_DRIVER_FLAGS) -- $(TEST_LOG_COMPILE) \
4178         "$$tst" $(AM_TESTS_FD_REDIRECT)
4179 @am__EXEEXT_TRUE@.test$(EXEEXT).log:
4180 @am__EXEEXT_TRUE@       @p='$<'; \
4181 @am__EXEEXT_TRUE@       $(am__set_b); \
4182 @am__EXEEXT_TRUE@       $(am__check_pre) $(TEST_LOG_DRIVER) --test-name "$$f" \
4183 @am__EXEEXT_TRUE@       --log-file $$b.log --trs-file $$b.trs \
4184 @am__EXEEXT_TRUE@       $(am__common_driver_flags) $(AM_TEST_LOG_DRIVER_FLAGS) $(TEST_LOG_DRIVER_FLAGS) -- $(TEST_LOG_COMPILE) \
4185 @am__EXEEXT_TRUE@       "$$tst" $(AM_TESTS_FD_REDIRECT)
4186 check-am: all-am
4187         $(MAKE) $(AM_MAKEFLAGS) $(check_PROGRAMS)
4188         $(MAKE) $(AM_MAKEFLAGS) check-DEJAGNU check-TESTS
4189 check: $(BUILT_SOURCES)
4190         $(MAKE) $(AM_MAKEFLAGS) check-recursive
4191 all-am: Makefile $(LIBRARIES) $(PROGRAMS) $(DATA) $(HEADERS) config.h
4192 installdirs: installdirs-recursive
4193 installdirs-am:
4194         for dir in "$(DESTDIR)$(armdocdir)" "$(DESTDIR)$(dtbdir)" "$(DESTDIR)$(erc32docdir)" "$(DESTDIR)$(frvdocdir)" "$(DESTDIR)$(or1kdocdir)" "$(DESTDIR)$(ppcdocdir)" "$(DESTDIR)$(rxdocdir)" "$(DESTDIR)$(pkgincludedir)"; do \
4195           test -z "$$dir" || $(MKDIR_P) "$$dir"; \
4196         done
4197 install: $(BUILT_SOURCES)
4198         $(MAKE) $(AM_MAKEFLAGS) install-recursive
4199 install-exec: install-exec-recursive
4200 install-data: install-data-recursive
4201 uninstall: uninstall-recursive
4202
4203 install-am: all-am
4204         @$(MAKE) $(AM_MAKEFLAGS) install-exec-am install-data-am
4205
4206 installcheck: installcheck-recursive
4207 install-strip:
4208         if test -z '$(STRIP)'; then \
4209           $(MAKE) $(AM_MAKEFLAGS) INSTALL_PROGRAM="$(INSTALL_STRIP_PROGRAM)" \
4210             install_sh_PROGRAM="$(INSTALL_STRIP_PROGRAM)" INSTALL_STRIP_FLAG=-s \
4211               install; \
4212         else \
4213           $(MAKE) $(AM_MAKEFLAGS) INSTALL_PROGRAM="$(INSTALL_STRIP_PROGRAM)" \
4214             install_sh_PROGRAM="$(INSTALL_STRIP_PROGRAM)" INSTALL_STRIP_FLAG=-s \
4215             "INSTALL_PROGRAM_ENV=STRIPPROG='$(STRIP)'" install; \
4216         fi
4217 mostlyclean-generic:
4218         -test -z "$(MOSTLYCLEANFILES)" || rm -f $(MOSTLYCLEANFILES)
4219         -test -z "$(TEST_LOGS)" || rm -f $(TEST_LOGS)
4220         -test -z "$(TEST_LOGS:.log=.trs)" || rm -f $(TEST_LOGS:.log=.trs)
4221         -test -z "$(TEST_SUITE_LOG)" || rm -f $(TEST_SUITE_LOG)
4222
4223 clean-generic:
4224         -test -z "$(CLEANFILES)" || rm -f $(CLEANFILES)
4225
4226 distclean-generic:
4227         -test -z "$(CONFIG_CLEAN_FILES)" || rm -f $(CONFIG_CLEAN_FILES)
4228         -test . = "$(srcdir)" || test -z "$(CONFIG_CLEAN_VPATH_FILES)" || rm -f $(CONFIG_CLEAN_VPATH_FILES)
4229         -rm -f aarch64/$(am__dirstamp)
4230         -rm -f arm/$(am__dirstamp)
4231         -rm -f avr/$(am__dirstamp)
4232         -rm -f bfin/$(am__dirstamp)
4233         -rm -f bpf/$(am__dirstamp)
4234         -rm -f common/$(DEPDIR)/$(am__dirstamp)
4235         -rm -f common/$(am__dirstamp)
4236         -rm -f cr16/$(DEPDIR)/$(am__dirstamp)
4237         -rm -f cr16/$(am__dirstamp)
4238         -rm -f cris/$(DEPDIR)/$(am__dirstamp)
4239         -rm -f cris/$(am__dirstamp)
4240         -rm -f d10v/$(DEPDIR)/$(am__dirstamp)
4241         -rm -f d10v/$(am__dirstamp)
4242         -rm -f erc32/$(DEPDIR)/$(am__dirstamp)
4243         -rm -f erc32/$(am__dirstamp)
4244         -rm -f example-synacor/$(am__dirstamp)
4245         -rm -f frv/$(am__dirstamp)
4246         -rm -f ft32/$(am__dirstamp)
4247         -rm -f h8300/$(am__dirstamp)
4248         -rm -f igen/$(DEPDIR)/$(am__dirstamp)
4249         -rm -f igen/$(am__dirstamp)
4250         -rm -f iq2000/$(am__dirstamp)
4251         -rm -f lm32/$(am__dirstamp)
4252         -rm -f m32c/$(DEPDIR)/$(am__dirstamp)
4253         -rm -f m32c/$(am__dirstamp)
4254         -rm -f m32r/$(am__dirstamp)
4255         -rm -f m68hc11/$(DEPDIR)/$(am__dirstamp)
4256         -rm -f m68hc11/$(am__dirstamp)
4257         -rm -f mcore/$(am__dirstamp)
4258         -rm -f microblaze/$(am__dirstamp)
4259         -rm -f mips/$(am__dirstamp)
4260         -rm -f mn10300/$(am__dirstamp)
4261         -rm -f moxie/$(am__dirstamp)
4262         -rm -f msp430/$(am__dirstamp)
4263         -rm -f or1k/$(am__dirstamp)
4264         -rm -f ppc/$(DEPDIR)/$(am__dirstamp)
4265         -rm -f ppc/$(am__dirstamp)
4266         -rm -f pru/$(am__dirstamp)
4267         -rm -f riscv/$(am__dirstamp)
4268         -rm -f rl78/$(am__dirstamp)
4269         -rm -f rx/$(am__dirstamp)
4270         -rm -f sh/$(DEPDIR)/$(am__dirstamp)
4271         -rm -f sh/$(am__dirstamp)
4272         -rm -f testsuite/common/$(DEPDIR)/$(am__dirstamp)
4273         -rm -f testsuite/common/$(am__dirstamp)
4274         -rm -f v850/$(am__dirstamp)
4275         -test -z "$(DISTCLEANFILES)" || rm -f $(DISTCLEANFILES)
4276
4277 maintainer-clean-generic:
4278         @echo "This command is intended for maintainers to use"
4279         @echo "it deletes files that may require special tools to rebuild."
4280         -test -z "$(BUILT_SOURCES)" || rm -f $(BUILT_SOURCES)
4281 clean: clean-recursive
4282
4283 clean-am: clean-checkPROGRAMS clean-generic clean-libtool \
4284         clean-noinstLIBRARIES clean-noinstPROGRAMS mostlyclean-am
4285
4286 distclean: distclean-recursive
4287         -rm -f $(am__CONFIG_DISTCLEAN_FILES)
4288         -rm -rf common/$(DEPDIR) cr16/$(DEPDIR) cris/$(DEPDIR) d10v/$(DEPDIR) erc32/$(DEPDIR) igen/$(DEPDIR) m32c/$(DEPDIR) m68hc11/$(DEPDIR) ppc/$(DEPDIR) sh/$(DEPDIR) testsuite/common/$(DEPDIR)
4289         -rm -f Makefile
4290 distclean-am: clean-am distclean-DEJAGNU distclean-compile \
4291         distclean-generic distclean-hdr distclean-libtool \
4292         distclean-tags
4293
4294 dvi: dvi-recursive
4295
4296 dvi-am:
4297
4298 html: html-recursive
4299
4300 html-am:
4301
4302 info: info-recursive
4303
4304 info-am:
4305
4306 install-data-am: install-armdocDATA install-data-local install-dtbDATA \
4307         install-erc32docDATA install-frvdocDATA install-or1kdocDATA \
4308         install-pkgincludeHEADERS install-ppcdocDATA install-rxdocDATA
4309
4310 install-dvi: install-dvi-recursive
4311
4312 install-dvi-am:
4313
4314 install-exec-am: install-exec-local
4315
4316 install-html: install-html-recursive
4317
4318 install-html-am:
4319
4320 install-info: install-info-recursive
4321
4322 install-info-am:
4323
4324 install-man:
4325
4326 install-pdf: install-pdf-recursive
4327
4328 install-pdf-am:
4329
4330 install-ps: install-ps-recursive
4331
4332 install-ps-am:
4333
4334 installcheck-am:
4335
4336 maintainer-clean: maintainer-clean-recursive
4337         -rm -f $(am__CONFIG_DISTCLEAN_FILES)
4338         -rm -rf $(top_srcdir)/autom4te.cache
4339         -rm -rf common/$(DEPDIR) cr16/$(DEPDIR) cris/$(DEPDIR) d10v/$(DEPDIR) erc32/$(DEPDIR) igen/$(DEPDIR) m32c/$(DEPDIR) m68hc11/$(DEPDIR) ppc/$(DEPDIR) sh/$(DEPDIR) testsuite/common/$(DEPDIR)
4340         -rm -f Makefile
4341 maintainer-clean-am: distclean-am maintainer-clean-generic
4342
4343 mostlyclean: mostlyclean-recursive
4344
4345 mostlyclean-am: mostlyclean-compile mostlyclean-generic \
4346         mostlyclean-libtool
4347
4348 pdf: pdf-recursive
4349
4350 pdf-am:
4351
4352 ps: ps-recursive
4353
4354 ps-am:
4355
4356 uninstall-am: uninstall-armdocDATA uninstall-dtbDATA \
4357         uninstall-erc32docDATA uninstall-frvdocDATA uninstall-local \
4358         uninstall-or1kdocDATA uninstall-pkgincludeHEADERS \
4359         uninstall-ppcdocDATA uninstall-rxdocDATA
4360
4361 .MAKE: $(am__recursive_targets) all check check-am install install-am \
4362         install-strip
4363
4364 .PHONY: $(am__recursive_targets) CTAGS GTAGS TAGS all all-am \
4365         am--refresh check check-DEJAGNU check-TESTS check-am clean \
4366         clean-checkPROGRAMS clean-cscope clean-generic clean-libtool \
4367         clean-noinstLIBRARIES clean-noinstPROGRAMS cscope \
4368         cscopelist-am ctags ctags-am distclean distclean-DEJAGNU \
4369         distclean-compile distclean-generic distclean-hdr \
4370         distclean-libtool distclean-tags dvi dvi-am html html-am info \
4371         info-am install install-am install-armdocDATA install-data \
4372         install-data-am install-data-local install-dtbDATA install-dvi \
4373         install-dvi-am install-erc32docDATA install-exec \
4374         install-exec-am install-exec-local install-frvdocDATA \
4375         install-html install-html-am install-info install-info-am \
4376         install-man install-or1kdocDATA install-pdf install-pdf-am \
4377         install-pkgincludeHEADERS install-ppcdocDATA install-ps \
4378         install-ps-am install-rxdocDATA install-strip installcheck \
4379         installcheck-am installdirs installdirs-am maintainer-clean \
4380         maintainer-clean-generic mostlyclean mostlyclean-compile \
4381         mostlyclean-generic mostlyclean-libtool pdf pdf-am ps ps-am \
4382         recheck tags tags-am uninstall uninstall-am \
4383         uninstall-armdocDATA uninstall-dtbDATA uninstall-erc32docDATA \
4384         uninstall-frvdocDATA uninstall-local uninstall-or1kdocDATA \
4385         uninstall-pkgincludeHEADERS uninstall-ppcdocDATA \
4386         uninstall-rxdocDATA
4387
4388 .PRECIOUS: Makefile
4389
4390 @am__include@ @am__quote@$(GNULIB_PARENT_DIR)/gnulib/Makefile.gnulib.inc@am__quote@
4391
4392 # Generate target constants for newlib/libgloss from its source tree.
4393 # This file is shipped with distributions so we build in the source dir.
4394 # Use `make nltvals' to rebuild.
4395 .PHONY: nltvals
4396 nltvals:
4397         $(srccom)/gennltvals.py --cpp "$(CPP)"
4398
4399 common/version.c: common/version.c-stamp ; @true
4400 common/version.c-stamp: $(srcroot)/gdb/version.in $(srcroot)/bfd/version.h $(srcdir)/common/create-version.sh
4401         $(AM_V_GEN)$(SHELL) $(srcdir)/common/create-version.sh $(srcroot)/gdb $@.tmp
4402         $(AM_V_at)$(SHELL) $(srcroot)/move-if-change $@.tmp $(@:-stamp=)
4403         $(AM_V_at)touch $@
4404
4405 # FIXME This is one very simple-minded way of generating the file hw-config.h.
4406 %/hw-config.h: %/stamp-hw ; @true
4407 %/stamp-hw: Makefile
4408         $(AM_V_GEN)set -e; \
4409         ( \
4410         sim_hw="$(SIM_HW_DEVICES) $($(@D)_SIM_EXTRA_HW_DEVICES)" ; \
4411         echo "/* generated by Makefile */" ; \
4412         printf "extern const struct hw_descriptor dv_%s_descriptor[];\n" $$sim_hw ; \
4413         echo "const struct hw_descriptor * const hw_descriptors[] = {" ; \
4414         printf "  dv_%s_descriptor,\n" $$sim_hw ; \
4415         echo "  NULL," ; \
4416         echo "};" \
4417         ) > $@.tmp; \
4418         $(SHELL) $(srcroot)/move-if-change $@.tmp $(@D)/hw-config.h; \
4419         touch $@
4420 .PRECIOUS: %/stamp-hw
4421 %/modules.c:
4422         $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) GEN_MODULES_C_SRCS="$(GEN_MODULES_C_SRCS)" -C $(@D) $(@F)
4423
4424 # Alias for developers.
4425 @SIM_ENABLE_IGEN_TRUE@igen: $(IGEN)
4426
4427 # These rules are copied from automake, but tweaked to use FOR_BUILD variables.
4428 @SIM_ENABLE_IGEN_TRUE@igen/libigen.a: $(igen_libigen_a_OBJECTS) $(igen_libigen_a_DEPENDENCIES) $(EXTRA_igen_libigen_a_DEPENDENCIES) igen/$(am__dirstamp)
4429 @SIM_ENABLE_IGEN_TRUE@  $(AM_V_at)-rm -f $@
4430 @SIM_ENABLE_IGEN_TRUE@  $(AM_V_AR)$(AR_FOR_BUILD) $(ARFLAGS) $@ $(igen_libigen_a_OBJECTS) $(igen_libigen_a_LIBADD)
4431 @SIM_ENABLE_IGEN_TRUE@  $(AM_V_at)$(RANLIB_FOR_BUILD) $@
4432
4433 @SIM_ENABLE_IGEN_TRUE@igen/igen$(EXEEXT): $(igen_igen_OBJECTS) $(igen_igen_DEPENDENCIES) igen/$(am__dirstamp)
4434 @SIM_ENABLE_IGEN_TRUE@  $(AM_V_CCLD)$(LINK_FOR_BUILD) $(igen_igen_OBJECTS) $(igen_igen_LDADD)
4435
4436 # igen is a build-time only tool.  Override the default rules for it.
4437 @SIM_ENABLE_IGEN_TRUE@igen/%.o: igen/%.c
4438 @SIM_ENABLE_IGEN_TRUE@  $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@
4439
4440 # Build some of the files in standalone mode for developers of igen itself.
4441 @SIM_ENABLE_IGEN_TRUE@igen/%-main.o: igen/%.c
4442 @SIM_ENABLE_IGEN_TRUE@  $(AM_V_CC)$(COMPILE_FOR_BUILD) -DMAIN -c $< -o $@
4443
4444 site-sim-config.exp: Makefile
4445         $(AM_V_GEN)( \
4446         echo "set SIM_PRIMARY_TARGET \"$(SIM_PRIMARY_TARGET)\""; \
4447         echo "set builddir \"$(builddir)\""; \
4448         echo "set srcdir \"$(srcdir)/testsuite\""; \
4449         $(foreach V,$(SIM_TOOLCHAIN_VARS),echo "set $(V) \"$($(V))\"";) \
4450         ) > $@
4451
4452 # Ignore dirs that only contain configuration settings.
4453 check/./config/%.exp: ; @true
4454 check/config/%.exp: ; @true
4455 check/./lib/%.exp: ; @true
4456 check/lib/%.exp: ; @true
4457
4458 check/%.exp:
4459         $(AM_V_at)mkdir -p testsuite/$*
4460         $(AM_V_RUNTEST)$(DO_RUNTEST) --objdir testsuite/$* --outdir testsuite/$* $*.exp
4461
4462 check-DEJAGNU-parallel:
4463         $(AM_V_at)( \
4464         set -- `cd $(srcdir)/testsuite && find . -name '*.exp' -printf '%P\n' | sed 's:[.]exp$$::'`; \
4465         $(MAKE) -k `printf 'check/%s.exp ' $$@`; \
4466         ret=$$?; \
4467         set -- `printf 'testsuite/%s/ ' $$@`; \
4468         $(SHELL) $(srcroot)/contrib/dg-extract-results.sh \
4469           `find $$@ -maxdepth 1 -name testrun.sum 2>/dev/null | sort` > testrun.sum; \
4470         $(SHELL) $(srcroot)/contrib/dg-extract-results.sh -L \
4471           `find $$@ -maxdepth 1 -name testrun.log 2>/dev/null | sort` > testrun.log; \
4472         echo; \
4473         $(SED) -n '/^.*===.*Summary.*===/,$$p' testrun.sum; \
4474         exit $$ret)
4475
4476 check-DEJAGNU-single:
4477         $(AM_V_RUNTEST)$(DO_RUNTEST)
4478
4479 # If running a single job, invoking runtest once is faster & has nicer output.
4480 check-DEJAGNU: site.exp
4481         $(AM_V_at)(set -e; \
4482         EXPECT=${EXPECT} ; export EXPECT ; \
4483         runtest=$(RUNTEST); \
4484         if $(SHELL) -c "$$runtest --version" > /dev/null 2>&1; then \
4485           case "$(MAKEFLAGS)" in \
4486           *-j*) $(MAKE) check-DEJAGNU-parallel;; \
4487           *)    $(MAKE) check-DEJAGNU-single;; \
4488           esac; \
4489         else \
4490           echo "WARNING: could not find \`runtest'" 1>&2; :;\
4491         fi)
4492
4493 # These tests are build-time only tools.  Override the default rules for them.
4494 testsuite/common/%.o: testsuite/common/%.c
4495         $(AM_V_CC)$(COMPILE_FOR_BUILD) $(testsuite_common_CPPFLAGS) -c $< -o $@
4496
4497 testsuite/common/alu-tst$(EXEEXT): $(testsuite_common_alu_tst_OBJECTS) $(testsuite_common_alu_tst_DEPENDENCIES) testsuite/common/$(am__dirstamp)
4498         $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_alu_tst_OBJECTS) $(testsuite_common_alu_tst_LDADD)
4499
4500 testsuite/common/fpu-tst$(EXEEXT): $(testsuite_common_fpu_tst_OBJECTS) $(testsuite_common_fpu_tst_DEPENDENCIES) testsuite/common/$(am__dirstamp)
4501         $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_fpu_tst_OBJECTS) $(testsuite_common_fpu_tst_LDADD)
4502
4503 testsuite/common/bits-gen$(EXEEXT): $(testsuite_common_bits_gen_OBJECTS) $(testsuite_common_bits_gen_DEPENDENCIES) testsuite/common/$(am__dirstamp)
4504         $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_bits_gen_OBJECTS) $(testsuite_common_bits_gen_LDADD)
4505
4506 testsuite/common/bits32m0$(EXEEXT): $(testsuite_common_bits32m0_OBJECTS) $(testsuite_common_bits32m0_DEPENDENCIES) testsuite/common/$(am__dirstamp)
4507         $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_bits32m0_OBJECTS) $(testsuite_common_bits32m0_LDADD)
4508
4509 testsuite/common/bits32m0.c: testsuite/common/bits-gen$(EXEEXT) testsuite/common/bits-tst.c
4510         $(AM_V_GEN)$< 32 0 big > $@.tmp
4511         $(AM_V_at)cat $(srcdir)/testsuite/common/bits-tst.c >> $@.tmp
4512         $(AM_V_at)mv $@.tmp $@
4513
4514 testsuite/common/bits32m31$(EXEEXT): $(testsuite_common_bits32m31_OBJECTS) $(testsuite_common_bits32m31_DEPENDENCIES) testsuite/common/$(am__dirstamp)
4515         $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_bits32m31_OBJECTS) $(testsuite_common_bits32m31_LDADD)
4516
4517 testsuite/common/bits32m31.c: testsuite/common/bits-gen$(EXEEXT) testsuite/common/bits-tst.c
4518         $(AM_V_GEN)$< 32 31 little > $@.tmp
4519         $(AM_V_at)cat $(srcdir)/testsuite/common/bits-tst.c >> $@.tmp
4520         $(AM_V_at)mv $@.tmp $@
4521
4522 testsuite/common/bits64m0$(EXEEXT): $(testsuite_common_bits64m0_OBJECTS) $(testsuite_common_bits64m0_DEPENDENCIES) testsuite/common/$(am__dirstamp)
4523         $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_bits64m0_OBJECTS) $(testsuite_common_bits64m0_LDADD)
4524
4525 testsuite/common/bits64m0.c: testsuite/common/bits-gen$(EXEEXT) testsuite/common/bits-tst.c
4526         $(AM_V_GEN)$< 64 0 big > $@.tmp
4527         $(AM_V_at)cat $(srcdir)/testsuite/common/bits-tst.c >> $@.tmp
4528         $(AM_V_at)mv $@.tmp $@
4529
4530 testsuite/common/bits64m63$(EXEEXT): $(testsuite_common_bits64m63_OBJECTS) $(testsuite_common_bits64m63_DEPENDENCIES) testsuite/common/$(am__dirstamp)
4531         $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_bits64m63_OBJECTS) $(testsuite_common_bits64m63_LDADD)
4532
4533 testsuite/common/bits64m63.c: testsuite/common/bits-gen$(EXEEXT) testsuite/common/bits-tst.c
4534         $(AM_V_GEN)$< 64 63 little > $@.tmp
4535         $(AM_V_at)cat $(srcdir)/testsuite/common/bits-tst.c >> $@.tmp
4536         $(AM_V_at)mv $@.tmp $@
4537 @SIM_ENABLE_ARCH_aarch64_TRUE@$(aarch64_libsim_a_OBJECTS) $(aarch64_libsim_a_LIBADD): aarch64/hw-config.h
4538
4539 @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64/%.o: aarch64/%.c
4540 @SIM_ENABLE_ARCH_aarch64_TRUE@  $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4541
4542 @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64/%.o: common/%.c
4543 @SIM_ENABLE_ARCH_aarch64_TRUE@  $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4544 @SIM_ENABLE_ARCH_arm_TRUE@$(arm_libsim_a_OBJECTS) $(arm_libsim_a_LIBADD): arm/hw-config.h
4545
4546 @SIM_ENABLE_ARCH_arm_TRUE@arm/%.o: arm/%.c
4547 @SIM_ENABLE_ARCH_arm_TRUE@      $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4548
4549 @SIM_ENABLE_ARCH_arm_TRUE@arm/%.o: common/%.c
4550 @SIM_ENABLE_ARCH_arm_TRUE@      $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4551 @SIM_ENABLE_ARCH_avr_TRUE@$(avr_libsim_a_OBJECTS) $(avr_libsim_a_LIBADD): avr/hw-config.h
4552
4553 @SIM_ENABLE_ARCH_avr_TRUE@avr/%.o: avr/%.c
4554 @SIM_ENABLE_ARCH_avr_TRUE@      $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4555
4556 @SIM_ENABLE_ARCH_avr_TRUE@avr/%.o: common/%.c
4557 @SIM_ENABLE_ARCH_avr_TRUE@      $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4558 @SIM_ENABLE_ARCH_bfin_TRUE@$(bfin_libsim_a_OBJECTS) $(bfin_libsim_a_LIBADD): bfin/hw-config.h
4559
4560 @SIM_ENABLE_ARCH_bfin_TRUE@bfin/%.o: bfin/%.c
4561 @SIM_ENABLE_ARCH_bfin_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4562
4563 @SIM_ENABLE_ARCH_bfin_TRUE@bfin/%.o: common/%.c
4564 @SIM_ENABLE_ARCH_bfin_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4565
4566 @SIM_ENABLE_ARCH_bfin_TRUE@bfin/linux-fixed-code.h: @MAINT@ $(srcdir)/bfin/linux-fixed-code.s bfin/local.mk bfin/$(am__dirstamp)
4567 @SIM_ENABLE_ARCH_bfin_TRUE@     $(AM_V_GEN)$(AS_FOR_TARGET_BFIN) $(srcdir)/bfin/linux-fixed-code.s -o bfin/linux-fixed-code.o
4568 @SIM_ENABLE_ARCH_bfin_TRUE@     $(AM_V_at)(\
4569 @SIM_ENABLE_ARCH_bfin_TRUE@             set -e; \
4570 @SIM_ENABLE_ARCH_bfin_TRUE@             echo "/* DO NOT EDIT: Autogenerated from linux-fixed-code.s.  */"; \
4571 @SIM_ENABLE_ARCH_bfin_TRUE@             echo "static const unsigned char bfin_linux_fixed_code[] ="; \
4572 @SIM_ENABLE_ARCH_bfin_TRUE@             echo "{"; \
4573 @SIM_ENABLE_ARCH_bfin_TRUE@             $(OBJDUMP_FOR_TARGET_BFIN) -d -z bfin/linux-fixed-code.o > $@.dis; \
4574 @SIM_ENABLE_ARCH_bfin_TRUE@             sed -n \
4575 @SIM_ENABLE_ARCH_bfin_TRUE@                     -e 's:^[^       ]*      :0x:' \
4576 @SIM_ENABLE_ARCH_bfin_TRUE@                     -e '/^0x/{s:    .*::;s: *$$:,:;s: :, 0x:g;p;}' \
4577 @SIM_ENABLE_ARCH_bfin_TRUE@                     $@.dis; \
4578 @SIM_ENABLE_ARCH_bfin_TRUE@             rm -f $@.dis; \
4579 @SIM_ENABLE_ARCH_bfin_TRUE@             echo "};" \
4580 @SIM_ENABLE_ARCH_bfin_TRUE@     ) > $@.tmp
4581 @SIM_ENABLE_ARCH_bfin_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change $@.tmp $(srcdir)/bfin/linux-fixed-code.h
4582 @SIM_ENABLE_ARCH_bfin_TRUE@     $(AM_V_at)touch $(srcdir)/bfin/linux-fixed-code.h
4583 @SIM_ENABLE_ARCH_bpf_TRUE@$(bpf_libsim_a_OBJECTS) $(bpf_libsim_a_LIBADD): bpf/hw-config.h
4584
4585 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/%.o: bpf/%.c
4586 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4587
4588 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/%.o: common/%.c
4589 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4590 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/modules.c: | $(bpf_BUILD_OUTPUTS)
4591
4592 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/mloop-le.c bpf/eng-le.h: bpf/stamp-mloop-le ; @true
4593 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/stamp-mloop-le: $(srccom)/genmloop.sh bpf/mloop.in
4594 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
4595 @SIM_ENABLE_ARCH_bpf_TRUE@              -mono -scache -prefix bpfbf_ebpfle -cpu bpfbf \
4596 @SIM_ENABLE_ARCH_bpf_TRUE@              -infile $(srcdir)/bpf/mloop.in \
4597 @SIM_ENABLE_ARCH_bpf_TRUE@              -outfile-prefix bpf/ -outfile-suffix -le
4598 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_at)$(SHELL) $(srcroot)/move-if-change bpf/eng-le.hin bpf/eng-le.h
4599 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_at)$(SHELL) $(srcroot)/move-if-change bpf/mloop-le.cin bpf/mloop-le.c
4600 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_at)touch $@
4601
4602 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/mloop-be.c bpf/eng-be.h: bpf/stamp-mloop-be ; @true
4603 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/stamp-mloop-be: $(srccom)/genmloop.sh bpf/mloop.in
4604 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
4605 @SIM_ENABLE_ARCH_bpf_TRUE@              -mono -scache -prefix bpfbf_ebpfbe -cpu bpfbf \
4606 @SIM_ENABLE_ARCH_bpf_TRUE@              -infile $(srcdir)/bpf/mloop.in \
4607 @SIM_ENABLE_ARCH_bpf_TRUE@              -outfile-prefix bpf/ -outfile-suffix -be
4608 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_at)$(SHELL) $(srcroot)/move-if-change bpf/eng-be.hin bpf/eng-be.h
4609 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_at)$(SHELL) $(srcroot)/move-if-change bpf/mloop-be.cin bpf/mloop-be.c
4610 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_at)touch $@
4611
4612 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen: bpf/cgen-arch bpf/cgen-cpu bpf/cgen-defs-le bpf/cgen-defs-be bpf/cgen-decode-le bpf/cgen-decode-be
4613
4614 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen-arch:
4615 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_GEN)mach=bpf cpu=bpfbf FLAGS="with-scache"; $(CGEN_GEN_ARCH)
4616 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/arch.h bpf/arch.c bpf/cpuall.h: @CGEN_MAINT@ bpf/cgen-arch
4617
4618 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen-cpu:
4619 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_GEN)isa=ebpfle,ebpfbe cpu=bpfbf mach=bpf FLAGS="with-multiple-isa with-scache"; $(CGEN_GEN_CPU)
4620 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_at)rm -f $(srcdir)/bpf/model.c
4621 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cpu.h bpf/cpu.c bpf/model.c: @CGEN_MAINT@ bpf/cgen-cpu
4622
4623 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen-defs-le:
4624 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_GEN)isa=ebpfle cpu=bpfbf mach=bpf FLAGS="with-scache" SUFFIX="-le"; $(CGEN_GEN_DEFS)
4625 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/defs-le.h: @CGEN_MAINT@ bpf/cgen-defs-le
4626
4627 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen-defs-be:
4628 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_GEN)isa=ebpfbe cpu=bpfbf mach=bpf FLAGS="with-scache" SUFFIX="-be"; $(CGEN_GEN_DEFS)
4629 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/defs-be.h: @CGEN_MAINT@ bpf/cgen-defs-be
4630
4631 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen-decode-le:
4632 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_GEN)isa=ebpfle cpu=bpfbf mach=bpf FLAGS="with-scache" SUFFIX="-le" EXTRAFILES="$(CGEN_CPU_SEM)"; $(CGEN_GEN_DECODE)
4633 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/sem-le.c bpf/decode-le.c bpf/decode-le.h: @CGEN_MAINT@ bpf/cgen-decode-vle
4634
4635 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen-decode-be:
4636 @SIM_ENABLE_ARCH_bpf_TRUE@      $(AM_V_GEN)isa=ebpfbe cpu=bpfbf mach=bpf FLAGS="with-scache" SUFFIX="-be" EXTRAFILES="$(CGEN_CPU_SEM)"; $(CGEN_GEN_DECODE)
4637 @SIM_ENABLE_ARCH_bpf_TRUE@bpf/sem-be.c bpf/decode-be.c bpf/decode-be.h: @CGEN_MAINT@ bpf/cgen-decode-be
4638 @SIM_ENABLE_ARCH_cr16_TRUE@$(cr16_libsim_a_OBJECTS) $(cr16_libsim_a_LIBADD): cr16/hw-config.h
4639
4640 @SIM_ENABLE_ARCH_cr16_TRUE@cr16/%.o: cr16/%.c
4641 @SIM_ENABLE_ARCH_cr16_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4642
4643 @SIM_ENABLE_ARCH_cr16_TRUE@cr16/%.o: common/%.c
4644 @SIM_ENABLE_ARCH_cr16_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4645 @SIM_ENABLE_ARCH_cr16_TRUE@cr16/modules.c: | $(cr16_BUILD_OUTPUTS)
4646
4647 # These rules are copied from automake, but tweaked to use FOR_BUILD variables.
4648 @SIM_ENABLE_ARCH_cr16_TRUE@cr16/gencode$(EXEEXT): $(cr16_gencode_OBJECTS) $(cr16_gencode_DEPENDENCIES) cr16/$(am__dirstamp)
4649 @SIM_ENABLE_ARCH_cr16_TRUE@     $(AM_V_CCLD)$(LINK_FOR_BUILD) $(cr16_gencode_OBJECTS) $(cr16_gencode_LDADD)
4650
4651 # gencode is a build-time only tool.  Override the default rules for it.
4652 @SIM_ENABLE_ARCH_cr16_TRUE@cr16/gencode.o: cr16/gencode.c
4653 @SIM_ENABLE_ARCH_cr16_TRUE@     $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@
4654 @SIM_ENABLE_ARCH_cr16_TRUE@cr16/cr16-opc.o: ../opcodes/cr16-opc.c
4655 @SIM_ENABLE_ARCH_cr16_TRUE@     $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@
4656
4657 @SIM_ENABLE_ARCH_cr16_TRUE@cr16/simops.h: cr16/gencode$(EXEEXT)
4658 @SIM_ENABLE_ARCH_cr16_TRUE@     $(AM_V_GEN)$< -h >$@
4659
4660 @SIM_ENABLE_ARCH_cr16_TRUE@cr16/table.c: cr16/gencode$(EXEEXT)
4661 @SIM_ENABLE_ARCH_cr16_TRUE@     $(AM_V_GEN)$< >$@
4662 @SIM_ENABLE_ARCH_cris_TRUE@$(cris_libsim_a_OBJECTS) $(cris_libsim_a_LIBADD): cris/hw-config.h
4663
4664 @SIM_ENABLE_ARCH_cris_TRUE@cris/%.o: cris/%.c
4665 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4666
4667 @SIM_ENABLE_ARCH_cris_TRUE@cris/%.o: common/%.c
4668 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4669 @SIM_ENABLE_ARCH_cris_TRUE@cris/modules.c: | $(cris_BUILD_OUTPUTS)
4670
4671 @SIM_ENABLE_ARCH_cris_TRUE@cris/mloopv10f.c cris/engv10.h: cris/stamp-mloop-v10f ; @true
4672 @SIM_ENABLE_ARCH_cris_TRUE@cris/stamp-mloop-v10f: $(srccom)/genmloop.sh cris/mloop.in
4673 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
4674 @SIM_ENABLE_ARCH_cris_TRUE@             -mono -no-fast -pbb -switch semcrisv10f-switch.c \
4675 @SIM_ENABLE_ARCH_cris_TRUE@             -cpu crisv10f \
4676 @SIM_ENABLE_ARCH_cris_TRUE@             -infile $(srcdir)/cris/mloop.in -outfile-prefix cris/ -outfile-suffix -v10f
4677 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change cris/eng-v10f.hin cris/engv10.h
4678 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change cris/mloop-v10f.cin cris/mloopv10f.c
4679 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_at)touch $@
4680
4681 @SIM_ENABLE_ARCH_cris_TRUE@cris/mloopv32f.c cris/engv32.h: cris/stamp-mloop-v32f ; @true
4682 @SIM_ENABLE_ARCH_cris_TRUE@cris/stamp-mloop-v32f: $(srccom)/genmloop.sh cris/mloop.in
4683 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
4684 @SIM_ENABLE_ARCH_cris_TRUE@             -mono -no-fast -pbb -switch semcrisv32f-switch.c \
4685 @SIM_ENABLE_ARCH_cris_TRUE@             -cpu crisv32f \
4686 @SIM_ENABLE_ARCH_cris_TRUE@             -infile $(srcdir)/cris/mloop.in -outfile-prefix cris/ -outfile-suffix -v32f
4687 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change cris/eng-v32f.hin cris/engv32.h
4688 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change cris/mloop-v32f.cin cris/mloopv32f.c
4689 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_at)touch $@
4690
4691 @SIM_ENABLE_ARCH_cris_TRUE@cris/cgen: cris/cgen-arch cris/cgen-cpu-decode-v10f cris/cgen-cpu-decode-v32f
4692
4693 @SIM_ENABLE_ARCH_cris_TRUE@cris/cgen-arch:
4694 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_GEN)mach=crisv10,crisv32 FLAGS="with-scache with-profile=fn"; $(CGEN_GEN_ARCH)
4695 @SIM_ENABLE_ARCH_cris_TRUE@cris/arch.h cris/arch.c cris/cpuall.h: @CGEN_MAINT@ cris/cgen-arch
4696
4697 @SIM_ENABLE_ARCH_cris_TRUE@cris/cgen-cpu-decode-v10f:
4698 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_GEN)cpu=crisv10f mach=crisv10 SUFFIX=v10 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE)
4699 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change $(srcdir)/cris/semv10-switch.c $(srcdir)/cris/semcrisv10f-switch.c
4700 @SIM_ENABLE_ARCH_cris_TRUE@cris/cpuv10.h cris/cpuv10.c cris/semcrisv10f-switch.c cris/modelv10.c cris/decodev10.c cris/decodev10.h: @CGEN_MAINT@ cris/cgen-cpu-decode-v10f
4701
4702 @SIM_ENABLE_ARCH_cris_TRUE@cris/cgen-cpu-decode-v32f:
4703 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_GEN)cpu=crisv32f mach=crisv32 SUFFIX=v32 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE)
4704 @SIM_ENABLE_ARCH_cris_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change $(srcdir)/cris/semv32-switch.c $(srcdir)/cris/semcrisv32f-switch.c
4705 @SIM_ENABLE_ARCH_cris_TRUE@cris/cpuv32.h cris/cpuv32.c cris/semcrisv32f-switch.c cris/modelv32.c cris/decodev32.c cris/decodev32.h: @CGEN_MAINT@ cris/cgen-cpu-decode-v32f
4706 @SIM_ENABLE_ARCH_d10v_TRUE@$(d10v_libsim_a_OBJECTS) $(d10v_libsim_a_LIBADD): d10v/hw-config.h
4707
4708 @SIM_ENABLE_ARCH_d10v_TRUE@d10v/%.o: d10v/%.c
4709 @SIM_ENABLE_ARCH_d10v_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4710
4711 @SIM_ENABLE_ARCH_d10v_TRUE@d10v/%.o: common/%.c
4712 @SIM_ENABLE_ARCH_d10v_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4713 @SIM_ENABLE_ARCH_d10v_TRUE@d10v/modules.c: | $(d10v_BUILD_OUTPUTS)
4714
4715 # These rules are copied from automake, but tweaked to use FOR_BUILD variables.
4716 @SIM_ENABLE_ARCH_d10v_TRUE@d10v/gencode$(EXEEXT): $(d10v_gencode_OBJECTS) $(d10v_gencode_DEPENDENCIES) d10v/$(am__dirstamp)
4717 @SIM_ENABLE_ARCH_d10v_TRUE@     $(AM_V_CCLD)$(LINK_FOR_BUILD) $(d10v_gencode_OBJECTS) $(d10v_gencode_LDADD)
4718
4719 # gencode is a build-time only tool.  Override the default rules for it.
4720 @SIM_ENABLE_ARCH_d10v_TRUE@d10v/gencode.o: d10v/gencode.c
4721 @SIM_ENABLE_ARCH_d10v_TRUE@     $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@
4722 @SIM_ENABLE_ARCH_d10v_TRUE@d10v/d10v-opc.o: ../opcodes/d10v-opc.c
4723 @SIM_ENABLE_ARCH_d10v_TRUE@     $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@
4724
4725 @SIM_ENABLE_ARCH_d10v_TRUE@d10v/simops.h: d10v/gencode$(EXEEXT)
4726 @SIM_ENABLE_ARCH_d10v_TRUE@     $(AM_V_GEN)$< -h >$@
4727
4728 @SIM_ENABLE_ARCH_d10v_TRUE@d10v/table.c: d10v/gencode$(EXEEXT)
4729 @SIM_ENABLE_ARCH_d10v_TRUE@     $(AM_V_GEN)$< >$@
4730 @SIM_ENABLE_ARCH_erc32_TRUE@$(erc32_libsim_a_OBJECTS) $(erc32_libsim_a_LIBADD): erc32/hw-config.h
4731
4732 @SIM_ENABLE_ARCH_erc32_TRUE@erc32/%.o: erc32/%.c
4733 @SIM_ENABLE_ARCH_erc32_TRUE@    $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4734
4735 @SIM_ENABLE_ARCH_erc32_TRUE@erc32/%.o: common/%.c
4736 @SIM_ENABLE_ARCH_erc32_TRUE@    $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4737
4738 @SIM_ENABLE_ARCH_erc32_TRUE@erc32/sis$(EXEEXT): erc32/run$(EXEEXT)
4739 @SIM_ENABLE_ARCH_erc32_TRUE@    $(AM_V_GEN)ln $< $@ 2>/dev/null || $(LN_S) $< $@ 2>/dev/null || cp -p $< $@
4740 @SIM_ENABLE_ARCH_erc32_TRUE@sim-%D-install-exec-local: installdirs
4741 @SIM_ENABLE_ARCH_erc32_TRUE@    $(AM_V_at)$(MKDIR_P) $(DESTDIR)$(bindir)
4742 @SIM_ENABLE_ARCH_erc32_TRUE@    n=`echo sis | sed '$(program_transform_name)'`; \
4743 @SIM_ENABLE_ARCH_erc32_TRUE@    $(LIBTOOL) --mode=install $(INSTALL_PROGRAM) erc32/run$(EXEEXT) $(DESTDIR)$(bindir)/$$n$(EXEEXT)
4744 @SIM_ENABLE_ARCH_erc32_TRUE@sim-erc32-uninstall-local:
4745 @SIM_ENABLE_ARCH_erc32_TRUE@    rm -f $(DESTDIR)$(bindir)/sis
4746 @SIM_ENABLE_ARCH_examples_TRUE@$(example_synacor_libsim_a_OBJECTS) $(example_synacor_libsim_a_LIBADD): example-synacor/hw-config.h
4747
4748 @SIM_ENABLE_ARCH_examples_TRUE@example-synacor/%.o: example-synacor/%.c
4749 @SIM_ENABLE_ARCH_examples_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4750
4751 @SIM_ENABLE_ARCH_examples_TRUE@example-synacor/%.o: common/%.c
4752 @SIM_ENABLE_ARCH_examples_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4753 @SIM_ENABLE_ARCH_frv_TRUE@$(frv_libsim_a_OBJECTS) $(frv_libsim_a_LIBADD): frv/hw-config.h
4754
4755 @SIM_ENABLE_ARCH_frv_TRUE@frv/%.o: frv/%.c
4756 @SIM_ENABLE_ARCH_frv_TRUE@      $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4757
4758 @SIM_ENABLE_ARCH_frv_TRUE@frv/%.o: common/%.c
4759 @SIM_ENABLE_ARCH_frv_TRUE@      $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4760 @SIM_ENABLE_ARCH_frv_TRUE@frv/modules.c: | $(frv_BUILD_OUTPUTS)
4761
4762 @SIM_ENABLE_ARCH_frv_TRUE@frv/mloop.c frv/eng.h: frv/stamp-mloop ; @true
4763 @SIM_ENABLE_ARCH_frv_TRUE@frv/stamp-mloop: $(srccom)/genmloop.sh frv/mloop.in
4764 @SIM_ENABLE_ARCH_frv_TRUE@      $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
4765 @SIM_ENABLE_ARCH_frv_TRUE@              -mono -scache -parallel-generic-write -parallel-only \
4766 @SIM_ENABLE_ARCH_frv_TRUE@              -cpu frvbf \
4767 @SIM_ENABLE_ARCH_frv_TRUE@              -infile $(srcdir)/frv/mloop.in -outfile-prefix frv/
4768 @SIM_ENABLE_ARCH_frv_TRUE@      $(AM_V_at)$(SHELL) $(srcroot)/move-if-change frv/eng.hin frv/eng.h
4769 @SIM_ENABLE_ARCH_frv_TRUE@      $(AM_V_at)$(SHELL) $(srcroot)/move-if-change frv/mloop.cin frv/mloop.c
4770 @SIM_ENABLE_ARCH_frv_TRUE@      $(AM_V_at)touch $@
4771
4772 @SIM_ENABLE_ARCH_frv_TRUE@frv/cgen: frv/cgen-arch frv/cgen-cpu-decode
4773
4774 @SIM_ENABLE_ARCH_frv_TRUE@frv/cgen-arch:
4775 @SIM_ENABLE_ARCH_frv_TRUE@      $(AM_V_GEN)mach=all FLAGS="with-scache"; $(CGEN_GEN_ARCH)
4776 @SIM_ENABLE_ARCH_frv_TRUE@frv/arch.h frv/arch.c frv/cpuall.h: @CGEN_MAINT@ frv/cgen-arch
4777
4778 @SIM_ENABLE_ARCH_frv_TRUE@frv/cgen-cpu-decode:
4779 @SIM_ENABLE_ARCH_frv_TRUE@      $(AM_V_GEN)cpu=frvbf mach=frv,fr550,fr500,fr450,fr400,tomcat,simple FLAGS="with-scache with-profile=fn with-generic-write with-parallel-only" EXTRAFILES="$(CGEN_CPU_SEM)"; $(CGEN_GEN_CPU_DECODE)
4780 @SIM_ENABLE_ARCH_frv_TRUE@frv/cpu.h frv/sem.c frv/model.c frv/decode.c frv/decode.h: @CGEN_MAINT@ frv/cgen-cpu-decode
4781 @SIM_ENABLE_ARCH_ft32_TRUE@$(ft32_libsim_a_OBJECTS) $(ft32_libsim_a_LIBADD): ft32/hw-config.h
4782
4783 @SIM_ENABLE_ARCH_ft32_TRUE@ft32/%.o: ft32/%.c
4784 @SIM_ENABLE_ARCH_ft32_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4785
4786 @SIM_ENABLE_ARCH_ft32_TRUE@ft32/%.o: common/%.c
4787 @SIM_ENABLE_ARCH_ft32_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4788 @SIM_ENABLE_ARCH_h8300_TRUE@$(h8300_libsim_a_OBJECTS) $(h8300_libsim_a_LIBADD): h8300/hw-config.h
4789
4790 @SIM_ENABLE_ARCH_h8300_TRUE@h8300/%.o: h8300/%.c
4791 @SIM_ENABLE_ARCH_h8300_TRUE@    $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4792
4793 @SIM_ENABLE_ARCH_h8300_TRUE@h8300/%.o: common/%.c
4794 @SIM_ENABLE_ARCH_h8300_TRUE@    $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4795 @SIM_ENABLE_ARCH_iq2000_TRUE@$(iq2000_libsim_a_OBJECTS) $(iq2000_libsim_a_LIBADD): iq2000/hw-config.h
4796
4797 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/%.o: iq2000/%.c
4798 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4799
4800 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/%.o: common/%.c
4801 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4802 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/modules.c: | $(iq2000_BUILD_OUTPUTS)
4803
4804 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/mloop.c iq2000/eng.h: iq2000/stamp-mloop ; @true
4805 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/stamp-mloop: $(srccom)/genmloop.sh iq2000/mloop.in
4806 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
4807 @SIM_ENABLE_ARCH_iq2000_TRUE@           -mono -fast -pbb -switch sem-switch.c \
4808 @SIM_ENABLE_ARCH_iq2000_TRUE@           -cpu iq2000bf \
4809 @SIM_ENABLE_ARCH_iq2000_TRUE@           -infile $(srcdir)/iq2000/mloop.in -outfile-prefix iq2000/
4810 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(AM_V_at)$(SHELL) $(srcroot)/move-if-change iq2000/eng.hin iq2000/eng.h
4811 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(AM_V_at)$(SHELL) $(srcroot)/move-if-change iq2000/mloop.cin iq2000/mloop.c
4812 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(AM_V_at)touch $@
4813
4814 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/cgen: iq2000/cgen-arch iq2000/cgen-cpu-decode
4815
4816 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/cgen-arch:
4817 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(AM_V_GEN)mach=iq2000 FLAGS="with-scache with-profile=fn"; $(CGEN_GEN_ARCH)
4818 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/arch.h iq2000/arch.c iq2000/cpuall.h: @CGEN_MAINT@ iq2000/cgen-arch
4819
4820 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/cgen-cpu-decode:
4821 @SIM_ENABLE_ARCH_iq2000_TRUE@   $(AM_V_GEN)cpu=iq2000bf mach=iq2000 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE)
4822 @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/cpu.h iq2000/sem.c iq2000/sem-switch.c iq2000/model.c iq2000/decode.c iq2000/decode.h: @CGEN_MAINT@ iq2000/cgen-cpu-decode
4823 @SIM_ENABLE_ARCH_lm32_TRUE@$(lm32_libsim_a_OBJECTS) $(lm32_libsim_a_LIBADD): lm32/hw-config.h
4824
4825 @SIM_ENABLE_ARCH_lm32_TRUE@lm32/%.o: lm32/%.c
4826 @SIM_ENABLE_ARCH_lm32_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4827
4828 @SIM_ENABLE_ARCH_lm32_TRUE@lm32/%.o: common/%.c
4829 @SIM_ENABLE_ARCH_lm32_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4830 @SIM_ENABLE_ARCH_lm32_TRUE@lm32/modules.c: | $(lm32_BUILD_OUTPUTS)
4831
4832 @SIM_ENABLE_ARCH_lm32_TRUE@lm32/mloop.c lm32/eng.h: lm32/stamp-mloop ; @true
4833 @SIM_ENABLE_ARCH_lm32_TRUE@lm32/stamp-mloop: $(srccom)/genmloop.sh lm32/mloop.in
4834 @SIM_ENABLE_ARCH_lm32_TRUE@     $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
4835 @SIM_ENABLE_ARCH_lm32_TRUE@             -mono -fast -pbb -switch sem-switch.c \
4836 @SIM_ENABLE_ARCH_lm32_TRUE@             -cpu lm32bf \
4837 @SIM_ENABLE_ARCH_lm32_TRUE@             -infile $(srcdir)/lm32/mloop.in -outfile-prefix lm32/
4838 @SIM_ENABLE_ARCH_lm32_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change lm32/eng.hin lm32/eng.h
4839 @SIM_ENABLE_ARCH_lm32_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change lm32/mloop.cin lm32/mloop.c
4840 @SIM_ENABLE_ARCH_lm32_TRUE@     $(AM_V_at)touch $@
4841
4842 @SIM_ENABLE_ARCH_lm32_TRUE@lm32/cgen: lm32/cgen-arch lm32/cgen-cpu-decode
4843
4844 @SIM_ENABLE_ARCH_lm32_TRUE@lm32/cgen-arch:
4845 @SIM_ENABLE_ARCH_lm32_TRUE@     $(AM_V_GEN)mach=all FLAGS="with-scache with-profile=fn"; $(CGEN_GEN_ARCH)
4846 @SIM_ENABLE_ARCH_lm32_TRUE@lm32/arch.h lm32/arch.c lm32/cpuall.h: @CGEN_MAINT@ lm32/cgen-arch
4847
4848 @SIM_ENABLE_ARCH_lm32_TRUE@lm32/cgen-cpu-decode:
4849 @SIM_ENABLE_ARCH_lm32_TRUE@     $(AM_V_GEN)cpu=lm32bf mach=lm32 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE)
4850 @SIM_ENABLE_ARCH_lm32_TRUE@lm32/cpu.h lm32/sem.c lm32/sem-switch.c lm32/model.c lm32/decode.c lm32/decode.h: @CGEN_MAINT@ lm32/cgen-cpu-decode
4851 @SIM_ENABLE_ARCH_m32c_TRUE@$(m32c_libsim_a_OBJECTS) $(m32c_libsim_a_LIBADD): m32c/hw-config.h
4852
4853 @SIM_ENABLE_ARCH_m32c_TRUE@m32c/%.o: m32c/%.c
4854 @SIM_ENABLE_ARCH_m32c_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4855
4856 @SIM_ENABLE_ARCH_m32c_TRUE@m32c/%.o: common/%.c
4857 @SIM_ENABLE_ARCH_m32c_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4858 @SIM_ENABLE_ARCH_m32c_TRUE@m32c/modules.c: | $(m32c_BUILD_OUTPUTS)
4859
4860 # These rules are copied from automake, but tweaked to use FOR_BUILD variables.
4861 @SIM_ENABLE_ARCH_m32c_TRUE@m32c/opc2c$(EXEEXT): $(m32c_opc2c_OBJECTS) $(m32c_opc2c_DEPENDENCIES) m32c/$(am__dirstamp)
4862 @SIM_ENABLE_ARCH_m32c_TRUE@     $(AM_V_CCLD)$(LINK_FOR_BUILD) $(m32c_opc2c_OBJECTS) $(m32c_opc2c_LDADD)
4863
4864 # opc2c is a build-time only tool.  Override the default rules for it.
4865 @SIM_ENABLE_ARCH_m32c_TRUE@m32c/opc2c.o: m32c/opc2c.c
4866 @SIM_ENABLE_ARCH_m32c_TRUE@     $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@
4867
4868 @SIM_ENABLE_ARCH_m32c_TRUE@m32c/m32c.c: m32c/m32c.opc m32c/opc2c$(EXEEXT)
4869 @SIM_ENABLE_ARCH_m32c_TRUE@     $(AM_V_GEN)$(m32c_OPC2C_RUN) -l $@.log $< > $@.tmp
4870 @SIM_ENABLE_ARCH_m32c_TRUE@     $(AM_V_at)mv $@.tmp $@
4871
4872 @SIM_ENABLE_ARCH_m32c_TRUE@m32c/r8c.c: m32c/r8c.opc m32c/opc2c$(EXEEXT)
4873 @SIM_ENABLE_ARCH_m32c_TRUE@     $(AM_V_GEN)$(m32c_OPC2C_RUN) -l $@.log $< > $@.tmp
4874 @SIM_ENABLE_ARCH_m32c_TRUE@     $(AM_V_at)mv $@.tmp $@
4875 @SIM_ENABLE_ARCH_m32r_TRUE@$(m32r_libsim_a_OBJECTS) $(m32r_libsim_a_LIBADD): m32r/hw-config.h
4876
4877 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/%.o: m32r/%.c
4878 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4879
4880 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/%.o: common/%.c
4881 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4882 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/modules.c: | $(m32r_BUILD_OUTPUTS)
4883
4884 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/mloop.c m32r/eng.h: m32r/stamp-mloop ; @true
4885 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/stamp-mloop: $(srccom)/genmloop.sh m32r/mloop.in
4886 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
4887 @SIM_ENABLE_ARCH_m32r_TRUE@             -mono -fast -pbb -switch sem-switch.c \
4888 @SIM_ENABLE_ARCH_m32r_TRUE@             -cpu m32rbf \
4889 @SIM_ENABLE_ARCH_m32r_TRUE@             -infile $(srcdir)/m32r/mloop.in -outfile-prefix m32r/
4890 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change m32r/eng.hin m32r/eng.h
4891 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change m32r/mloop.cin m32r/mloop.c
4892 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_at)touch $@
4893
4894 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/mloopx.c m32r/engx.h: m32r/stamp-mloop ; @true
4895 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/stamp-mloop-x: $(srccom)/genmloop.sh m32r/mloop.in
4896 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
4897 @SIM_ENABLE_ARCH_m32r_TRUE@             -mono -no-fast -pbb -parallel-write -switch semx-switch.c \
4898 @SIM_ENABLE_ARCH_m32r_TRUE@             -cpu m32rxf \
4899 @SIM_ENABLE_ARCH_m32r_TRUE@             -infile $(srcdir)/m32r/mloopx.in -outfile-prefix m32r/ -outfile-suffix x
4900 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change m32r/engx.hin m32r/engx.h
4901 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change m32r/mloopx.cin m32r/mloopx.c
4902 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_at)touch $@
4903
4904 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/mloop2.c m32r/eng2.h: m32r/stamp-mloop ; @true
4905 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/stamp-mloop-2: $(srccom)/genmloop.sh m32r/mloop.in
4906 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
4907 @SIM_ENABLE_ARCH_m32r_TRUE@             -mono -no-fast -pbb -parallel-write -switch sem2-switch.c \
4908 @SIM_ENABLE_ARCH_m32r_TRUE@             -cpu m32r2f \
4909 @SIM_ENABLE_ARCH_m32r_TRUE@             -infile $(srcdir)/m32r/mloop2.in -outfile-prefix m32r/ -outfile-suffix 2
4910 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change m32r/eng2.hin m32r/eng2.h
4911 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change m32r/mloop2.cin m32r/mloop2.c
4912 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_at)touch $@
4913
4914 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cgen: m32r/cgen-arch m32r/cgen-cpu-decode m32r/cgen-cpu-decode-x m32r/cgen-cpu-decode-2
4915
4916 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cgen-arch:
4917 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_GEN)mach=all FLAGS="with-scache with-profile=fn"; $(CGEN_GEN_ARCH)
4918 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/arch.h m32r/arch.c m32r/cpuall.h: @CGEN_MAINT@ m32r/cgen-arch
4919
4920 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cgen-cpu-decode:
4921 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_GEN)cpu=m32rbf mach=m32r FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE)
4922 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cpu.h m32r/sem.c m32r/sem-switch.c m32r/model.c m32r/decode.c m32r/decode.h: @CGEN_MAINT@ m32r/cgen-cpu-decode
4923
4924 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cgen-cpu-decode-x:
4925 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_GEN)cpu=m32rxf mach=m32rx SUFFIX=x FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE)
4926 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cpux.h m32r/semx-switch.c m32r/modelx.c m32r/decodex.c m32r/decodex.h: @CGEN_MAINT@ m32r/cgen-cpu-decode-x
4927
4928 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cgen-cpu-decode-2:
4929 @SIM_ENABLE_ARCH_m32r_TRUE@     $(AM_V_GEN)cpu=m32r2f mach=m32r2 SUFFIX=2 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE)
4930 @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cpu2.h m32r/sem2-switch.c m32r/model2.c m32r/decode2.c m32r/decode2.h: @CGEN_MAINT@ m32r/cgen-cpu-decode-2
4931 @SIM_ENABLE_ARCH_m68hc11_TRUE@$(m68hc11_libsim_a_OBJECTS) $(m68hc11_libsim_a_LIBADD): m68hc11/hw-config.h
4932
4933 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/%.o: m68hc11/%.c
4934 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4935
4936 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/%.o: common/%.c
4937 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4938 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/modules.c: | $(m68hc11_BUILD_OUTPUTS)
4939
4940 # These rules are copied from automake, but tweaked to use FOR_BUILD variables.
4941 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/gencode$(EXEEXT): $(m68hc11_gencode_OBJECTS) $(m68hc11_gencode_DEPENDENCIES) m68hc11/$(am__dirstamp)
4942 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(AM_V_CCLD)$(LINK_FOR_BUILD) $(m68hc11_gencode_OBJECTS) $(m68hc11_gencode_LDADD)
4943
4944 # gencode is a build-time only tool.  Override the default rules for it.
4945 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/gencode.o: m68hc11/gencode.c
4946 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@
4947
4948 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/m68hc11int.c: m68hc11/gencode$(EXEEXT)
4949 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(AM_V_GEN)$< -m6811 >$@
4950
4951 @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/m68hc12int.c: m68hc11/gencode$(EXEEXT)
4952 @SIM_ENABLE_ARCH_m68hc11_TRUE@  $(AM_V_GEN)$< -m6812 >$@
4953 @SIM_ENABLE_ARCH_mcore_TRUE@$(mcore_libsim_a_OBJECTS) $(mcore_libsim_a_LIBADD): mcore/hw-config.h
4954
4955 @SIM_ENABLE_ARCH_mcore_TRUE@mcore/%.o: mcore/%.c
4956 @SIM_ENABLE_ARCH_mcore_TRUE@    $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4957
4958 @SIM_ENABLE_ARCH_mcore_TRUE@mcore/%.o: common/%.c
4959 @SIM_ENABLE_ARCH_mcore_TRUE@    $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4960 @SIM_ENABLE_ARCH_microblaze_TRUE@$(microblaze_libsim_a_OBJECTS) $(microblaze_libsim_a_LIBADD): microblaze/hw-config.h
4961
4962 @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze/%.o: microblaze/%.c
4963 @SIM_ENABLE_ARCH_microblaze_TRUE@       $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4964
4965 @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze/%.o: common/%.c
4966 @SIM_ENABLE_ARCH_microblaze_TRUE@       $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4967 @SIM_ENABLE_ARCH_mips_TRUE@$(mips_libsim_a_OBJECTS) $(mips_libsim_a_LIBADD): mips/hw-config.h
4968
4969 @SIM_ENABLE_ARCH_mips_TRUE@mips/%.o: mips/%.c
4970 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4971
4972 @SIM_ENABLE_ARCH_mips_TRUE@mips/%.o: common/%.c
4973 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
4974 @SIM_ENABLE_ARCH_mips_TRUE@mips/modules.c: | $(mips_BUILD_OUTPUTS)
4975
4976 @SIM_ENABLE_ARCH_mips_TRUE@$(mips_BUILT_SRC_FROM_IGEN_ITABLE): mips/stamp-igen-itable
4977 @SIM_ENABLE_ARCH_mips_TRUE@$(mips_BUILT_SRC_FROM_GEN_MODE_SINGLE): mips/stamp-gen-mode-single
4978 @SIM_ENABLE_ARCH_mips_TRUE@$(mips_BUILT_SRC_FROM_GEN_MODE_M16_M16): mips/stamp-gen-mode-m16-m16
4979 @SIM_ENABLE_ARCH_mips_TRUE@$(mips_BUILT_SRC_FROM_GEN_MODE_M16_M32): mips/stamp-gen-mode-m16-m32
4980 @SIM_ENABLE_ARCH_mips_TRUE@$(SIM_MIPS_MULTI_SRC): mips/stamp-gen-mode-multi-igen mips/stamp-gen-mode-multi-run
4981
4982 @SIM_ENABLE_ARCH_mips_TRUE@mips/stamp-igen-itable: $(mips_IGEN_INSN) $(mips_IGEN_INSN_INC) $(IGEN)
4983 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_GEN)$(IGEN_RUN) \
4984 @SIM_ENABLE_ARCH_mips_TRUE@             $(mips_IGEN_TRACE) \
4985 @SIM_ENABLE_ARCH_mips_TRUE@             -I $(srcdir)/mips \
4986 @SIM_ENABLE_ARCH_mips_TRUE@             -Werror \
4987 @SIM_ENABLE_ARCH_mips_TRUE@             -Wnodiscard \
4988 @SIM_ENABLE_ARCH_mips_TRUE@             -Wnowidth \
4989 @SIM_ENABLE_ARCH_mips_TRUE@             -Wnounimplemented \
4990 @SIM_ENABLE_ARCH_mips_TRUE@             $(SIM_MIPS_IGEN_ITABLE_FLAGS) \
4991 @SIM_ENABLE_ARCH_mips_TRUE@             -G gen-direct-access \
4992 @SIM_ENABLE_ARCH_mips_TRUE@             -G gen-zero-r0 \
4993 @SIM_ENABLE_ARCH_mips_TRUE@             -i $(mips_IGEN_INSN) \
4994 @SIM_ENABLE_ARCH_mips_TRUE@             -n itable.h    -ht mips/itable.h \
4995 @SIM_ENABLE_ARCH_mips_TRUE@             -n itable.c    -t  mips/itable.c
4996 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_at)touch $@
4997
4998 @SIM_ENABLE_ARCH_mips_TRUE@mips/stamp-gen-mode-single: $(mips_IGEN_INSN) $(mips_IGEN_INSN_INC) $(mips_IGEN_DC) $(IGEN)
4999 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_GEN)$(IGEN_RUN) \
5000 @SIM_ENABLE_ARCH_mips_TRUE@             $(mips_IGEN_TRACE) \
5001 @SIM_ENABLE_ARCH_mips_TRUE@             -I $(srcdir)/mips \
5002 @SIM_ENABLE_ARCH_mips_TRUE@             -Werror \
5003 @SIM_ENABLE_ARCH_mips_TRUE@             -Wnodiscard \
5004 @SIM_ENABLE_ARCH_mips_TRUE@             $(SIM_MIPS_SINGLE_FLAGS) \
5005 @SIM_ENABLE_ARCH_mips_TRUE@             -G gen-direct-access \
5006 @SIM_ENABLE_ARCH_mips_TRUE@             -G gen-zero-r0 \
5007 @SIM_ENABLE_ARCH_mips_TRUE@             -B 32 \
5008 @SIM_ENABLE_ARCH_mips_TRUE@             -H 31 \
5009 @SIM_ENABLE_ARCH_mips_TRUE@             -i $(mips_IGEN_INSN) \
5010 @SIM_ENABLE_ARCH_mips_TRUE@             -o $(mips_IGEN_DC) \
5011 @SIM_ENABLE_ARCH_mips_TRUE@             -x \
5012 @SIM_ENABLE_ARCH_mips_TRUE@             -n icache.h    -hc mips/icache.h \
5013 @SIM_ENABLE_ARCH_mips_TRUE@             -n icache.c    -c  mips/icache.c \
5014 @SIM_ENABLE_ARCH_mips_TRUE@             -n semantics.h -hs mips/semantics.h \
5015 @SIM_ENABLE_ARCH_mips_TRUE@             -n semantics.c -s  mips/semantics.c \
5016 @SIM_ENABLE_ARCH_mips_TRUE@             -n idecode.h   -hd mips/idecode.h \
5017 @SIM_ENABLE_ARCH_mips_TRUE@             -n idecode.c   -d  mips/idecode.c \
5018 @SIM_ENABLE_ARCH_mips_TRUE@             -n model.h     -hm mips/model.h \
5019 @SIM_ENABLE_ARCH_mips_TRUE@             -n model.c     -m  mips/model.c \
5020 @SIM_ENABLE_ARCH_mips_TRUE@             -n support.h   -hf mips/support.h \
5021 @SIM_ENABLE_ARCH_mips_TRUE@             -n support.c   -f  mips/support.c \
5022 @SIM_ENABLE_ARCH_mips_TRUE@             -n engine.h    -he mips/engine.h \
5023 @SIM_ENABLE_ARCH_mips_TRUE@             -n engine.c    -e  mips/engine.c \
5024 @SIM_ENABLE_ARCH_mips_TRUE@             -n irun.c      -r  mips/irun.c
5025 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_at)touch $@
5026
5027 @SIM_ENABLE_ARCH_mips_TRUE@mips/stamp-gen-mode-m16-m16: $(mips_IGEN_INSN) $(mips_IGEN_INSN_INC) $(mips_M16_DC) $(IGEN)
5028 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_GEN)$(IGEN_RUN) \
5029 @SIM_ENABLE_ARCH_mips_TRUE@             $(mips_IGEN_TRACE) \
5030 @SIM_ENABLE_ARCH_mips_TRUE@             -I $(srcdir)/mips \
5031 @SIM_ENABLE_ARCH_mips_TRUE@             -Werror \
5032 @SIM_ENABLE_ARCH_mips_TRUE@             -Wnodiscard \
5033 @SIM_ENABLE_ARCH_mips_TRUE@             $(SIM_MIPS_M16_FLAGS) \
5034 @SIM_ENABLE_ARCH_mips_TRUE@             -G gen-direct-access \
5035 @SIM_ENABLE_ARCH_mips_TRUE@             -G gen-zero-r0 \
5036 @SIM_ENABLE_ARCH_mips_TRUE@             -B 16 \
5037 @SIM_ENABLE_ARCH_mips_TRUE@             -H 15 \
5038 @SIM_ENABLE_ARCH_mips_TRUE@             -i $(mips_IGEN_INSN) \
5039 @SIM_ENABLE_ARCH_mips_TRUE@             -o $(mips_M16_DC) \
5040 @SIM_ENABLE_ARCH_mips_TRUE@             -P m16_ \
5041 @SIM_ENABLE_ARCH_mips_TRUE@             -x \
5042 @SIM_ENABLE_ARCH_mips_TRUE@             -n m16_icache.h    -hc mips/m16_icache.h \
5043 @SIM_ENABLE_ARCH_mips_TRUE@             -n m16_icache.c    -c  mips/m16_icache.c \
5044 @SIM_ENABLE_ARCH_mips_TRUE@             -n m16_semantics.h -hs mips/m16_semantics.h \
5045 @SIM_ENABLE_ARCH_mips_TRUE@             -n m16_semantics.c -s  mips/m16_semantics.c \
5046 @SIM_ENABLE_ARCH_mips_TRUE@             -n m16_idecode.h   -hd mips/m16_idecode.h \
5047 @SIM_ENABLE_ARCH_mips_TRUE@             -n m16_idecode.c   -d  mips/m16_idecode.c \
5048 @SIM_ENABLE_ARCH_mips_TRUE@             -n m16_model.h     -hm mips/m16_model.h \
5049 @SIM_ENABLE_ARCH_mips_TRUE@             -n m16_model.c     -m  mips/m16_model.c \
5050 @SIM_ENABLE_ARCH_mips_TRUE@             -n m16_support.h   -hf mips/m16_support.h \
5051 @SIM_ENABLE_ARCH_mips_TRUE@             -n m16_support.c   -f  mips/m16_support.c
5052 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_at)touch $@
5053
5054 @SIM_ENABLE_ARCH_mips_TRUE@mips/stamp-gen-mode-m16-m32: $(mips_IGEN_INSN) $(mips_IGEN_INSN_INC) $(mips_IGEN_DC) $(IGEN)
5055 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_GEN)$(IGEN_RUN) \
5056 @SIM_ENABLE_ARCH_mips_TRUE@             $(mips_IGEN_TRACE) \
5057 @SIM_ENABLE_ARCH_mips_TRUE@             -I $(srcdir)/mips \
5058 @SIM_ENABLE_ARCH_mips_TRUE@             -Werror \
5059 @SIM_ENABLE_ARCH_mips_TRUE@             -Wnodiscard \
5060 @SIM_ENABLE_ARCH_mips_TRUE@             $(SIM_MIPS_SINGLE_FLAGS) \
5061 @SIM_ENABLE_ARCH_mips_TRUE@             -G gen-direct-access \
5062 @SIM_ENABLE_ARCH_mips_TRUE@             -G gen-zero-r0 \
5063 @SIM_ENABLE_ARCH_mips_TRUE@             -B 32 \
5064 @SIM_ENABLE_ARCH_mips_TRUE@             -H 31 \
5065 @SIM_ENABLE_ARCH_mips_TRUE@             -i $(mips_IGEN_INSN) \
5066 @SIM_ENABLE_ARCH_mips_TRUE@             -o $(mips_IGEN_DC) \
5067 @SIM_ENABLE_ARCH_mips_TRUE@             -P m32_ \
5068 @SIM_ENABLE_ARCH_mips_TRUE@             -x \
5069 @SIM_ENABLE_ARCH_mips_TRUE@             -n m32_icache.h    -hc mips/m32_icache.h \
5070 @SIM_ENABLE_ARCH_mips_TRUE@             -n m32_icache.c    -c  mips/m32_icache.c \
5071 @SIM_ENABLE_ARCH_mips_TRUE@             -n m32_semantics.h -hs mips/m32_semantics.h \
5072 @SIM_ENABLE_ARCH_mips_TRUE@             -n m32_semantics.c -s  mips/m32_semantics.c \
5073 @SIM_ENABLE_ARCH_mips_TRUE@             -n m32_idecode.h   -hd mips/m32_idecode.h \
5074 @SIM_ENABLE_ARCH_mips_TRUE@             -n m32_idecode.c   -d  mips/m32_idecode.c \
5075 @SIM_ENABLE_ARCH_mips_TRUE@             -n m32_model.h     -hm mips/m32_model.h \
5076 @SIM_ENABLE_ARCH_mips_TRUE@             -n m32_model.c     -m  mips/m32_model.c \
5077 @SIM_ENABLE_ARCH_mips_TRUE@             -n m32_support.h   -hf mips/m32_support.h \
5078 @SIM_ENABLE_ARCH_mips_TRUE@             -n m32_support.c   -f  mips/m32_support.c
5079 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_at)touch $@
5080
5081 @SIM_ENABLE_ARCH_mips_TRUE@mips/stamp-gen-mode-multi-igen: $(mips_IGEN_INSN) $(mips_IGEN_INSN_INC) $(mips_IGEN_DC) $(mips_M16_DC) $(mips_MICROMIPS32_DC) $(mips_MICROMIPS16_DC) $(IGEN)
5082 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_GEN)\
5083 @SIM_ENABLE_ARCH_mips_TRUE@     for t in $(SIM_MIPS_MULTI_IGEN_CONFIGS); do \
5084 @SIM_ENABLE_ARCH_mips_TRUE@       p=`echo $${t} | sed -e 's/:.*//'` ; \
5085 @SIM_ENABLE_ARCH_mips_TRUE@       m=`echo $${t} | sed -e 's/.*:\(.*\):.*/\1/'` ; \
5086 @SIM_ENABLE_ARCH_mips_TRUE@       f=`echo $${t} | sed -e 's/.*://'` ; \
5087 @SIM_ENABLE_ARCH_mips_TRUE@       case $${p} in \
5088 @SIM_ENABLE_ARCH_mips_TRUE@         micromips16*) \
5089 @SIM_ENABLE_ARCH_mips_TRUE@           e="-B 16 -H 15 -o $(mips_MICROMIPS16_DC) -F 16" ;; \
5090 @SIM_ENABLE_ARCH_mips_TRUE@         micromips32* | micromips64*) \
5091 @SIM_ENABLE_ARCH_mips_TRUE@           e="-B 32 -H 31 -o $(mips_MICROMIPS32_DC) -F $${f}" ;; \
5092 @SIM_ENABLE_ARCH_mips_TRUE@         micromips_m32*) \
5093 @SIM_ENABLE_ARCH_mips_TRUE@           e="-B 32 -H 31 -o $(mips_IGEN_DC) -F $${f}"; \
5094 @SIM_ENABLE_ARCH_mips_TRUE@           m="mips32r2,mips3d,mdmx,dsp,dsp2,smartmips" ;; \
5095 @SIM_ENABLE_ARCH_mips_TRUE@         micromips_m64*) \
5096 @SIM_ENABLE_ARCH_mips_TRUE@           e="-B 32 -H 31 -o $(mips_IGEN_DC) -F $${f}"; \
5097 @SIM_ENABLE_ARCH_mips_TRUE@           m="mips64r2,mips3d,mdmx,dsp,dsp2,smartmips" ;; \
5098 @SIM_ENABLE_ARCH_mips_TRUE@         m16*) \
5099 @SIM_ENABLE_ARCH_mips_TRUE@           e="-B 16 -H 15 -o $(mips_M16_DC) -F 16" ;; \
5100 @SIM_ENABLE_ARCH_mips_TRUE@         *) \
5101 @SIM_ENABLE_ARCH_mips_TRUE@           e="-B 32 -H 31 -o $(mips_IGEN_DC) -F $${f}" ;; \
5102 @SIM_ENABLE_ARCH_mips_TRUE@       esac; \
5103 @SIM_ENABLE_ARCH_mips_TRUE@       $(IGEN_RUN) \
5104 @SIM_ENABLE_ARCH_mips_TRUE@             $(mips_IGEN_TRACE) \
5105 @SIM_ENABLE_ARCH_mips_TRUE@             $${e} \
5106 @SIM_ENABLE_ARCH_mips_TRUE@             -I $(srcdir)/mips \
5107 @SIM_ENABLE_ARCH_mips_TRUE@             -Werror \
5108 @SIM_ENABLE_ARCH_mips_TRUE@             -Wnodiscard \
5109 @SIM_ENABLE_ARCH_mips_TRUE@             -M $${m} \
5110 @SIM_ENABLE_ARCH_mips_TRUE@             -G gen-direct-access \
5111 @SIM_ENABLE_ARCH_mips_TRUE@             -G gen-zero-r0 \
5112 @SIM_ENABLE_ARCH_mips_TRUE@             -i $(mips_IGEN_INSN) \
5113 @SIM_ENABLE_ARCH_mips_TRUE@             -P $${p}_ \
5114 @SIM_ENABLE_ARCH_mips_TRUE@             -x \
5115 @SIM_ENABLE_ARCH_mips_TRUE@             -n $${p}_icache.h    -hc mips/$${p}_icache.h \
5116 @SIM_ENABLE_ARCH_mips_TRUE@             -n $${p}_icache.c    -c  mips/$${p}_icache.c \
5117 @SIM_ENABLE_ARCH_mips_TRUE@             -n $${p}_semantics.h -hs mips/$${p}_semantics.h \
5118 @SIM_ENABLE_ARCH_mips_TRUE@             -n $${p}_semantics.c -s  mips/$${p}_semantics.c \
5119 @SIM_ENABLE_ARCH_mips_TRUE@             -n $${p}_idecode.h   -hd mips/$${p}_idecode.h \
5120 @SIM_ENABLE_ARCH_mips_TRUE@             -n $${p}_idecode.c   -d  mips/$${p}_idecode.c \
5121 @SIM_ENABLE_ARCH_mips_TRUE@             -n $${p}_model.h     -hm mips/$${p}_model.h \
5122 @SIM_ENABLE_ARCH_mips_TRUE@             -n $${p}_model.c     -m  mips/$${p}_model.c \
5123 @SIM_ENABLE_ARCH_mips_TRUE@             -n $${p}_support.h   -hf mips/$${p}_support.h \
5124 @SIM_ENABLE_ARCH_mips_TRUE@             -n $${p}_support.c   -f  mips/$${p}_support.c \
5125 @SIM_ENABLE_ARCH_mips_TRUE@             -n $${p}_engine.h    -he mips/$${p}_engine.h \
5126 @SIM_ENABLE_ARCH_mips_TRUE@             -n $${p}_engine.c    -e  mips/$${p}_engine.c \
5127 @SIM_ENABLE_ARCH_mips_TRUE@         || exit; \
5128 @SIM_ENABLE_ARCH_mips_TRUE@     done
5129 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_at)touch $@
5130
5131 @SIM_ENABLE_ARCH_mips_TRUE@mips/stamp-gen-mode-multi-run: mips/m16run.c mips/micromipsrun.c
5132 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_GEN)\
5133 @SIM_ENABLE_ARCH_mips_TRUE@     for t in $(SIM_MIPS_MULTI_IGEN_CONFIGS); do \
5134 @SIM_ENABLE_ARCH_mips_TRUE@       case $${t} in \
5135 @SIM_ENABLE_ARCH_mips_TRUE@         m16*) \
5136 @SIM_ENABLE_ARCH_mips_TRUE@           m=`echo $${t} | sed -e 's/^m16//' -e 's/:.*//'`; \
5137 @SIM_ENABLE_ARCH_mips_TRUE@           o=mips/m16$${m}_run.c; \
5138 @SIM_ENABLE_ARCH_mips_TRUE@           sed < $(srcdir)/mips/m16run.c > $$o.tmp \
5139 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "s/^sim_/m16$${m}_/" \
5140 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "/include/s/sim-engine/m16$${m}_engine/" \
5141 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "s/m16_/m16$${m}_/" \
5142 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "s/m32_/m32$${m}_/" \
5143 @SIM_ENABLE_ARCH_mips_TRUE@                 || exit 1; \
5144 @SIM_ENABLE_ARCH_mips_TRUE@           $(SHELL) $(srcroot)/move-if-change $$o.tmp $$o; \
5145 @SIM_ENABLE_ARCH_mips_TRUE@           ;;\
5146 @SIM_ENABLE_ARCH_mips_TRUE@         micromips32*) \
5147 @SIM_ENABLE_ARCH_mips_TRUE@           m=`echo $${t} | sed -e 's/^micromips32//' -e 's/:.*//'`; \
5148 @SIM_ENABLE_ARCH_mips_TRUE@           o=mips/micromips$${m}_run.c; \
5149 @SIM_ENABLE_ARCH_mips_TRUE@           sed < $(srcdir)/mips/micromipsrun.c > $$o.tmp \
5150 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "s/^sim_/micromips32$${m}_/" \
5151 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "/include/s/sim-engine/micromips32$${m}_engine/" \
5152 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "s/micromips16_/micromips16$${m}_/" \
5153 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "s/micromips32_/micromips32$${m}_/" \
5154 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "s/m32_/m32$${m}_/" \
5155 @SIM_ENABLE_ARCH_mips_TRUE@                 || exit 1; \
5156 @SIM_ENABLE_ARCH_mips_TRUE@           $(SHELL) $(srcroot)/move-if-change $$o.tmp $$o; \
5157 @SIM_ENABLE_ARCH_mips_TRUE@           ;;\
5158 @SIM_ENABLE_ARCH_mips_TRUE@         micromips64*) \
5159 @SIM_ENABLE_ARCH_mips_TRUE@           m=`echo $${t} | sed -e 's/^micromips64//' -e 's/:.*//'`; \
5160 @SIM_ENABLE_ARCH_mips_TRUE@           o=mips/micromips$${m}_run.c; \
5161 @SIM_ENABLE_ARCH_mips_TRUE@           sed < $(srcdir)/mips/micromipsrun.c > $$o.tmp \
5162 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "s/^sim_/micromips64$${m}_/" \
5163 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "/include/s/sim-engine/micromips64$${m}_engine/" \
5164 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "s/micromips16_/micromips16$${m}_/" \
5165 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "s/micromips32_/micromips64$${m}_/" \
5166 @SIM_ENABLE_ARCH_mips_TRUE@                 -e "s/m32_/m64$${m}_/" \
5167 @SIM_ENABLE_ARCH_mips_TRUE@                 || exit 1; \
5168 @SIM_ENABLE_ARCH_mips_TRUE@           $(SHELL) $(srcroot)/move-if-change $$o.tmp $$o; \
5169 @SIM_ENABLE_ARCH_mips_TRUE@           ;;\
5170 @SIM_ENABLE_ARCH_mips_TRUE@       esac \
5171 @SIM_ENABLE_ARCH_mips_TRUE@     done
5172 @SIM_ENABLE_ARCH_mips_TRUE@     $(AM_V_at)touch $@
5173 @SIM_ENABLE_ARCH_mn10300_TRUE@$(mn10300_libsim_a_OBJECTS) $(mn10300_libsim_a_LIBADD): mn10300/hw-config.h
5174
5175 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300/%.o: mn10300/%.c
5176 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5177
5178 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300/%.o: common/%.c
5179 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5180 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300/modules.c: | $(mn10300_BUILD_OUTPUTS)
5181
5182 @SIM_ENABLE_ARCH_mn10300_TRUE@$(mn10300_BUILT_SRC_FROM_IGEN): mn10300/stamp-igen
5183 @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300/stamp-igen: $(mn10300_IGEN_INSN) $(mn10300_IGEN_INSN_INC) $(mn10300_IGEN_DC) $(IGEN)
5184 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(AM_V_GEN)$(IGEN_RUN) \
5185 @SIM_ENABLE_ARCH_mn10300_TRUE@          $(mn10300_IGEN_TRACE) \
5186 @SIM_ENABLE_ARCH_mn10300_TRUE@          -G gen-direct-access \
5187 @SIM_ENABLE_ARCH_mn10300_TRUE@          -M mn10300,am33 -G gen-multi-sim=am33 \
5188 @SIM_ENABLE_ARCH_mn10300_TRUE@          -M am33_2 \
5189 @SIM_ENABLE_ARCH_mn10300_TRUE@          -I $(srcdir)/mn10300 \
5190 @SIM_ENABLE_ARCH_mn10300_TRUE@          -i $(mn10300_IGEN_INSN) \
5191 @SIM_ENABLE_ARCH_mn10300_TRUE@          -o $(mn10300_IGEN_DC) \
5192 @SIM_ENABLE_ARCH_mn10300_TRUE@          -x \
5193 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n icache.h    -hc mn10300/icache.h \
5194 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n icache.c    -c  mn10300/icache.c \
5195 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n semantics.h -hs mn10300/semantics.h \
5196 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n semantics.c -s  mn10300/semantics.c \
5197 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n idecode.h   -hd mn10300/idecode.h \
5198 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n idecode.c   -d  mn10300/idecode.c \
5199 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n model.h     -hm mn10300/model.h \
5200 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n model.c     -m  mn10300/model.c \
5201 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n support.h   -hf mn10300/support.h \
5202 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n support.c   -f  mn10300/support.c \
5203 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n itable.h    -ht mn10300/itable.h \
5204 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n itable.c    -t  mn10300/itable.c \
5205 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n engine.h    -he mn10300/engine.h \
5206 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n engine.c    -e  mn10300/engine.c \
5207 @SIM_ENABLE_ARCH_mn10300_TRUE@          -n irun.c      -r  mn10300/irun.c
5208 @SIM_ENABLE_ARCH_mn10300_TRUE@  $(AM_V_at)touch $@
5209 @SIM_ENABLE_ARCH_moxie_TRUE@$(moxie_libsim_a_OBJECTS) $(moxie_libsim_a_LIBADD): moxie/hw-config.h
5210
5211 @SIM_ENABLE_ARCH_moxie_TRUE@moxie/%.o: moxie/%.c
5212 @SIM_ENABLE_ARCH_moxie_TRUE@    $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5213
5214 @SIM_ENABLE_ARCH_moxie_TRUE@moxie/%.o: common/%.c
5215 @SIM_ENABLE_ARCH_moxie_TRUE@    $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5216
5217 @SIM_ENABLE_ARCH_moxie_TRUE@moxie/moxie-gdb.dtb: @MAINT@ moxie/moxie-gdb.dts moxie/$(am__dirstamp)
5218 @SIM_ENABLE_ARCH_moxie_TRUE@    $(AM_V_GEN) \
5219 @SIM_ENABLE_ARCH_moxie_TRUE@    if test "x$(DTC)" != x; then \
5220 @SIM_ENABLE_ARCH_moxie_TRUE@      $(DTC) -O dtb -o $@.tmp ${srcdir}/moxie/moxie-gdb.dts || exit 1; \
5221 @SIM_ENABLE_ARCH_moxie_TRUE@      $(SHELL) $(srcroot)/move-if-change $@.tmp ${srcdir}/moxie/moxie-gdb.dtb || exit 1; \
5222 @SIM_ENABLE_ARCH_moxie_TRUE@      touch ${srcdir}/moxie/moxie-gdb.dtb; \
5223 @SIM_ENABLE_ARCH_moxie_TRUE@    else \
5224 @SIM_ENABLE_ARCH_moxie_TRUE@      echo "Could not update the moxie-gdb.dtb file because the device "; \
5225 @SIM_ENABLE_ARCH_moxie_TRUE@      echo "tree compiler tool (dtc) is missing.  Install the tool to "; \
5226 @SIM_ENABLE_ARCH_moxie_TRUE@      echo "update the device tree blob."; \
5227 @SIM_ENABLE_ARCH_moxie_TRUE@    fi
5228 @SIM_ENABLE_ARCH_msp430_TRUE@$(msp430_libsim_a_OBJECTS) $(msp430_libsim_a_LIBADD): msp430/hw-config.h
5229
5230 @SIM_ENABLE_ARCH_msp430_TRUE@msp430/%.o: msp430/%.c
5231 @SIM_ENABLE_ARCH_msp430_TRUE@   $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5232
5233 @SIM_ENABLE_ARCH_msp430_TRUE@msp430/%.o: common/%.c
5234 @SIM_ENABLE_ARCH_msp430_TRUE@   $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5235 @SIM_ENABLE_ARCH_or1k_TRUE@$(or1k_libsim_a_OBJECTS) $(or1k_libsim_a_LIBADD): or1k/hw-config.h
5236
5237 @SIM_ENABLE_ARCH_or1k_TRUE@or1k/%.o: or1k/%.c
5238 @SIM_ENABLE_ARCH_or1k_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5239
5240 @SIM_ENABLE_ARCH_or1k_TRUE@or1k/%.o: common/%.c
5241 @SIM_ENABLE_ARCH_or1k_TRUE@     $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5242 @SIM_ENABLE_ARCH_or1k_TRUE@or1k/modules.c: | $(or1k_BUILD_OUTPUTS)
5243
5244 @SIM_ENABLE_ARCH_or1k_TRUE@or1k/mloop.c or1k/eng.h: or1k/stamp-mloop ; @true
5245 @SIM_ENABLE_ARCH_or1k_TRUE@or1k/stamp-mloop: $(srccom)/genmloop.sh or1k/mloop.in
5246 @SIM_ENABLE_ARCH_or1k_TRUE@     $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
5247 @SIM_ENABLE_ARCH_or1k_TRUE@             -mono -fast -pbb -switch sem-switch.c \
5248 @SIM_ENABLE_ARCH_or1k_TRUE@             -cpu or1k32bf \
5249 @SIM_ENABLE_ARCH_or1k_TRUE@             -infile $(srcdir)/or1k/mloop.in -outfile-prefix or1k/
5250 @SIM_ENABLE_ARCH_or1k_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change or1k/eng.hin or1k/eng.h
5251 @SIM_ENABLE_ARCH_or1k_TRUE@     $(AM_V_at)$(SHELL) $(srcroot)/move-if-change or1k/mloop.cin or1k/mloop.c
5252 @SIM_ENABLE_ARCH_or1k_TRUE@     $(AM_V_at)touch $@
5253
5254 @SIM_ENABLE_ARCH_or1k_TRUE@or1k/cgen: or1k/cgen-arch or1k/cgen-cpu-decode
5255
5256 @SIM_ENABLE_ARCH_or1k_TRUE@or1k/cgen-arch:
5257 @SIM_ENABLE_ARCH_or1k_TRUE@     $(AM_V_GEN)mach=or32,or32nd FLAGS="with-scache"; $(CGEN_GEN_ARCH)
5258 @SIM_ENABLE_ARCH_or1k_TRUE@or1k/arch.h or1k/arch.c or1k/cpuall.h: @CGEN_MAINT@ or1k/cgen-arch
5259
5260 @SIM_ENABLE_ARCH_or1k_TRUE@or1k/cgen-cpu-decode:
5261 @SIM_ENABLE_ARCH_or1k_TRUE@     $(AM_V_GEN)cpu=or1k32bf mach=or32,or32nd FLAGS="with-scache" EXTRAFILES="$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE)
5262 @SIM_ENABLE_ARCH_or1k_TRUE@or1k/cpu.h or1k/cpu.c or1k/model.c or1k/sem.c or1k/sem-switch.c or1k/decode.c or1k/decode.h: @CGEN_MAINT@ or1k/cgen-cpu-decode
5263
5264 @SIM_ENABLE_ARCH_ppc_TRUE@ppc/psim$(EXEEXT): ppc/run$(EXEEXT)
5265 @SIM_ENABLE_ARCH_ppc_TRUE@      $(AM_V_GEN)ln $< $@ 2>/dev/null || $(LN_S) $< $@ 2>/dev/null || cp -p $< $@
5266
5267 @SIM_ENABLE_ARCH_ppc_TRUE@ppc/%.o: ppc/%.c | ppc/libsim.a $(SIM_ALL_RECURSIVE_DEPS)
5268 @SIM_ENABLE_ARCH_ppc_TRUE@      $(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5269
5270 @SIM_ENABLE_ARCH_ppc_TRUE@ppc/spreg.c: @MAINT@ ppc/ppc-spr-table ppc/spreg-gen.py ppc/$(am__dirstamp)
5271 @SIM_ENABLE_ARCH_ppc_TRUE@      $(AM_V_GEN)$(srcdir)/ppc/spreg-gen.py --source $@.tmp
5272 @SIM_ENABLE_ARCH_ppc_TRUE@      $(AM_V_at)$(SHELL) $(srcroot)/move-if-change $@.tmp $(srcdir)/ppc/spreg.c
5273 @SIM_ENABLE_ARCH_ppc_TRUE@      $(AM_V_at)touch $(srcdir)/ppc/spreg.c
5274
5275 @SIM_ENABLE_ARCH_ppc_TRUE@ppc/spreg.h: @MAINT@ ppc/ppc-spr-table ppc/spreg-gen.py ppc/$(am__dirstamp)
5276 @SIM_ENABLE_ARCH_ppc_TRUE@      $(AM_V_GEN)$(srcdir)/ppc/spreg-gen.py --header $@.tmp
5277 @SIM_ENABLE_ARCH_ppc_TRUE@      $(AM_V_at)$(SHELL) $(srcroot)/move-if-change $@.tmp $(srcdir)/ppc/spreg.h
5278 @SIM_ENABLE_ARCH_ppc_TRUE@      $(AM_V_at)touch $(srcdir)/ppc/spreg.h
5279 @SIM_ENABLE_ARCH_pru_TRUE@$(pru_libsim_a_OBJECTS) $(pru_libsim_a_LIBADD): pru/hw-config.h
5280
5281 @SIM_ENABLE_ARCH_pru_TRUE@pru/%.o: pru/%.c
5282 @SIM_ENABLE_ARCH_pru_TRUE@      $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5283
5284 @SIM_ENABLE_ARCH_pru_TRUE@pru/%.o: common/%.c
5285 @SIM_ENABLE_ARCH_pru_TRUE@      $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5286 @SIM_ENABLE_ARCH_riscv_TRUE@$(riscv_libsim_a_OBJECTS) $(riscv_libsim_a_LIBADD): riscv/hw-config.h
5287
5288 @SIM_ENABLE_ARCH_riscv_TRUE@riscv/%.o: riscv/%.c
5289 @SIM_ENABLE_ARCH_riscv_TRUE@    $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5290
5291 @SIM_ENABLE_ARCH_riscv_TRUE@riscv/%.o: common/%.c
5292 @SIM_ENABLE_ARCH_riscv_TRUE@    $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5293
5294 @SIM_ENABLE_ARCH_rl78_TRUE@rl78/%.o: rl78/%.c | rl78/libsim.a $(SIM_ALL_RECURSIVE_DEPS)
5295 @SIM_ENABLE_ARCH_rl78_TRUE@     $(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5296
5297 @SIM_ENABLE_ARCH_rx_TRUE@rx/%.o: rx/%.c | rx/libsim.a $(SIM_ALL_RECURSIVE_DEPS)
5298 @SIM_ENABLE_ARCH_rx_TRUE@       $(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5299 @SIM_ENABLE_ARCH_sh_TRUE@sh/modules.c: | $(sh_BUILD_OUTPUTS)
5300
5301 # These rules are copied from automake, but tweaked to use FOR_BUILD variables.
5302 @SIM_ENABLE_ARCH_sh_TRUE@sh/gencode$(EXEEXT): $(sh_gencode_OBJECTS) $(sh_gencode_DEPENDENCIES) sh/$(am__dirstamp)
5303 @SIM_ENABLE_ARCH_sh_TRUE@       $(AM_V_CCLD)$(LINK_FOR_BUILD) $(sh_gencode_OBJECTS) $(sh_gencode_LDADD)
5304
5305 # gencode is a build-time only tool.  Override the default rules for it.
5306 @SIM_ENABLE_ARCH_sh_TRUE@sh/gencode.o: sh/gencode.c
5307 @SIM_ENABLE_ARCH_sh_TRUE@       $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@
5308
5309 @SIM_ENABLE_ARCH_sh_TRUE@sh/code.c: sh/gencode$(EXEEXT)
5310 @SIM_ENABLE_ARCH_sh_TRUE@       $(AM_V_GEN)$< -x >$@
5311
5312 @SIM_ENABLE_ARCH_sh_TRUE@sh/ppi.c: sh/gencode$(EXEEXT)
5313 @SIM_ENABLE_ARCH_sh_TRUE@       $(AM_V_GEN)$< -p >$@
5314
5315 @SIM_ENABLE_ARCH_sh_TRUE@sh/table.c: sh/gencode$(EXEEXT)
5316 @SIM_ENABLE_ARCH_sh_TRUE@       $(AM_V_GEN)$< -s >$@
5317 @SIM_ENABLE_ARCH_v850_TRUE@v850/modules.c: | $(v850_BUILD_OUTPUTS)
5318
5319 @SIM_ENABLE_ARCH_v850_TRUE@$(v850_BUILT_SRC_FROM_IGEN): v850/stamp-igen
5320 @SIM_ENABLE_ARCH_v850_TRUE@v850/stamp-igen: $(v850_IGEN_INSN) $(v850_IGEN_DC) $(IGEN)
5321 @SIM_ENABLE_ARCH_v850_TRUE@     $(AM_V_GEN)$(IGEN_RUN) \
5322 @SIM_ENABLE_ARCH_v850_TRUE@             $(v850_IGEN_TRACE) \
5323 @SIM_ENABLE_ARCH_v850_TRUE@             -G gen-direct-access \
5324 @SIM_ENABLE_ARCH_v850_TRUE@             -G gen-zero-r0 \
5325 @SIM_ENABLE_ARCH_v850_TRUE@             -i $(v850_IGEN_INSN) \
5326 @SIM_ENABLE_ARCH_v850_TRUE@             -o $(v850_IGEN_DC) \
5327 @SIM_ENABLE_ARCH_v850_TRUE@             -x \
5328 @SIM_ENABLE_ARCH_v850_TRUE@             -n icache.h    -hc v850/icache.h \
5329 @SIM_ENABLE_ARCH_v850_TRUE@             -n icache.c    -c  v850/icache.c \
5330 @SIM_ENABLE_ARCH_v850_TRUE@             -n semantics.h -hs v850/semantics.h \
5331 @SIM_ENABLE_ARCH_v850_TRUE@             -n semantics.c -s  v850/semantics.c \
5332 @SIM_ENABLE_ARCH_v850_TRUE@             -n idecode.h   -hd v850/idecode.h \
5333 @SIM_ENABLE_ARCH_v850_TRUE@             -n idecode.c   -d  v850/idecode.c \
5334 @SIM_ENABLE_ARCH_v850_TRUE@             -n model.h     -hm v850/model.h \
5335 @SIM_ENABLE_ARCH_v850_TRUE@             -n model.c     -m  v850/model.c \
5336 @SIM_ENABLE_ARCH_v850_TRUE@             -n support.h   -hf v850/support.h \
5337 @SIM_ENABLE_ARCH_v850_TRUE@             -n support.c   -f  v850/support.c \
5338 @SIM_ENABLE_ARCH_v850_TRUE@             -n itable.h    -ht v850/itable.h \
5339 @SIM_ENABLE_ARCH_v850_TRUE@             -n itable.c    -t  v850/itable.c \
5340 @SIM_ENABLE_ARCH_v850_TRUE@             -n engine.h    -he v850/engine.h \
5341 @SIM_ENABLE_ARCH_v850_TRUE@             -n engine.c    -e  v850/engine.c \
5342 @SIM_ENABLE_ARCH_v850_TRUE@             -n irun.c      -r  v850/irun.c
5343 @SIM_ENABLE_ARCH_v850_TRUE@     $(AM_V_at)touch $@
5344
5345 %/libsim.a: | $(SIM_ALL_RECURSIVE_DEPS)
5346         $(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5347
5348 %/nrun.o: common/nrun.c | %/libsim.a $(SIM_ALL_RECURSIVE_DEPS)
5349         $(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F)
5350
5351 all-recursive: $(SIM_ALL_RECURSIVE_DEPS)
5352
5353 install-data-local: installdirs $(SIM_INSTALL_DATA_LOCAL_DEPS)
5354         $(AM_V_at)$(MKDIR_P) $(DESTDIR)$(libdir)
5355         lib=`echo sim | sed '$(program_transform_name)'`; \
5356         for d in $(SIM_ENABLED_ARCHES); do \
5357                 n="$$lib"; \
5358                 [ "$(SIM_PRIMARY_TARGET)" = "$$d" ] || n="$$n-$$d"; \
5359                 n="lib$$n.a"; \
5360                 $(INSTALL_DATA) $$d/libsim.a $(DESTDIR)$(libdir)/$$n || exit 1; \
5361         done
5362
5363 install-exec-local: installdirs $(SIM_INSTALL_EXEC_LOCAL_DEPS)
5364         $(AM_V_at)$(MKDIR_P) $(DESTDIR)$(bindir)
5365         run=`echo run | sed '$(program_transform_name)'`; \
5366         for d in $(SIM_ENABLED_ARCHES); do \
5367                 n="$$run"; \
5368                 [ "$(SIM_PRIMARY_TARGET)" = "$$d" ] || n="$$n-$$d"; \
5369                 $(LIBTOOL) --mode=install \
5370                         $(INSTALL_PROGRAM) $$d/run$(EXEEXT) $(DESTDIR)$(bindir)/$$n$(EXEEXT) || exit 1; \
5371         done
5372
5373 uninstall-local: $(SIM_UNINSTALL_LOCAL_DEPS)
5374         rm -f $(DESTDIR)$(bindir)/run $(DESTDIR)$(libdir)/libsim.a
5375         for d in $(SIM_ENABLED_ARCHES); do \
5376                 rm -f $(DESTDIR)$(bindir)/run-$$d $(DESTDIR)$(libdir)/libsim-$$d.a; \
5377         done
5378
5379 # Tell versions [3.59,3.63) of GNU make to not export all variables.
5380 # Otherwise a system limit (for SysV at least) may be exceeded.
5381 .NOEXPORT: