]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blob - sim/frv/Makefile.in
Update Copyright year range in all files maintained by GDB.
[thirdparty/binutils-gdb.git] / sim / frv / Makefile.in
1 # Makefile template for Configure for the frv simulator
2 # Copyright (C) 1998-2014 Free Software Foundation, Inc.
3 # Contributed by Red Hat.
4 #
5 # This program is free software; you can redistribute it and/or modify
6 # it under the terms of the GNU General Public License as published by
7 # the Free Software Foundation; either version 3 of the License, or
8 # (at your option) any later version.
9 #
10 # This program is distributed in the hope that it will be useful,
11 # but WITHOUT ANY WARRANTY; without even the implied warranty of
12 # MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 # GNU General Public License for more details.
14 #
15 # You should have received a copy of the GNU General Public License
16 # along with this program. If not, see <http://www.gnu.org/licenses/>.
17
18 ## COMMON_PRE_CONFIG_FRAG
19
20 FRV_OBJS = frv.o cpu.o decode.o sem.o model.o mloop.o cgen-par.o
21
22 SIM_OBJS = \
23 $(SIM_NEW_COMMON_OBJS) \
24 sim-cpu.o \
25 sim-hload.o \
26 sim-hrw.o \
27 sim-model.o \
28 sim-reg.o \
29 cgen-utils.o cgen-trace.o cgen-scache.o cgen-fpu.o cgen-accfp.o \
30 cgen-run.o sim-reason.o sim-engine.o sim-stop.o \
31 sim-if.o arch.o \
32 $(FRV_OBJS) \
33 traps.o interrupts.o memory.o cache.o pipeline.o \
34 profile.o profile-fr400.o profile-fr450.o profile-fr500.o profile-fr550.o options.o \
35 devices.o reset.o registers.o \
36 $(frv_extra_objs)
37
38 # Extra headers included by sim-main.h.
39 SIM_EXTRA_DEPS = \
40 $(CGEN_INCLUDE_DEPS) \
41 arch.h cpuall.h frv-sim.h $(srcdir)/../../opcodes/frv-desc.h cache.h \
42 registers.h profile.h \
43 $(sim-options_h)
44
45 SIM_EXTRA_CFLAGS = @sim_trapdump@
46
47 SIM_RUN_OBJS = nrun.o
48 SIM_EXTRA_CLEAN = frv-clean
49
50 # This selects the frv newlib/libgloss syscall definitions.
51 NL_TARGET = -DNL_TARGET_frv
52
53 ## COMMON_POST_CONFIG_FRAG
54
55 arch = frv
56
57 arch.o: arch.c $(SIM_MAIN_DEPS)
58
59 devices.o: devices.c $(SIM_MAIN_DEPS)
60
61 # FRV objs
62
63 FRVBF_INCLUDE_DEPS = \
64 $(CGEN_MAIN_CPU_DEPS) \
65 $(SIM_EXTRA_DEPS) \
66 cpu.h decode.h eng.h
67
68 frv.o: frv.c $(FRVBF_INCLUDE_DEPS)
69 traps.o: traps.c $(FRVBF_INCLUDE_DEPS)
70 pipeline.o: pipeline.c $(FRVBF_INCLUDE_DEPS)
71 interrupts.o: interrupts.c $(FRVBF_INCLUDE_DEPS)
72 memory.o: memory.c $(FRVBF_INCLUDE_DEPS)
73 cache.o: cache.c $(FRVBF_INCLUDE_DEPS)
74 options.o: options.c $(FRVBF_INCLUDE_DEPS)
75 reset.o: reset.c $(FRVBF_INCLUDE_DEPS)
76 registers.o: registers.c $(FRVBF_INCLUDE_DEPS)
77 profile.o: profile.c profile-fr400.h profile-fr500.h profile-fr550.h $(FRVBF_INCLUDE_DEPS)
78 profile-fr400.o: profile-fr400.c profile-fr400.h $(FRVBF_INCLUDE_DEPS)
79 profile-fr450.o: profile-fr450.c $(FRVBF_INCLUDE_DEPS)
80 profile-fr500.o: profile-fr500.c profile-fr500.h $(FRVBF_INCLUDE_DEPS)
81 profile-fr550.o: profile-fr550.c profile-fr550.h $(FRVBF_INCLUDE_DEPS)
82 sim-if.o: sim-if.c $(FRVBF_INCLUDE_DEPS) $(srcdir)/../common/sim-core.h eng.h
83
84
85 # FIXME: Use of `mono' is wip.
86 mloop.c eng.h: stamp-mloop
87 stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile
88 $(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \
89 -mono -scache -parallel-generic-write -parallel-only \
90 -cpu frvbf -infile $(srcdir)/mloop.in
91 $(SHELL) $(srcroot)/move-if-change eng.hin eng.h
92 $(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c
93 touch stamp-mloop
94 mloop.o: mloop.c $(FRVBF_INCLUDE_DEPS)
95
96 cpu.o: cpu.c $(FRVBF_INCLUDE_DEPS)
97 decode.o: decode.c $(FRVBF_INCLUDE_DEPS)
98 sem.o: sem.c $(FRVBF_INCLUDE_DEPS)
99 model.o: model.c $(FRVBF_INCLUDE_DEPS)
100
101 frv-clean:
102 rm -f mloop.c eng.h stamp-mloop
103 rm -f tmp-*
104 rm -f stamp-arch stamp-cpu
105
106 # cgen support, enable with --enable-cgen-maint
107 CGEN_MAINT = ; @true
108 # The following line is commented in or out depending upon --enable-cgen-maint.
109 @CGEN_MAINT@CGEN_MAINT =
110
111 stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(srcdir)/../../cpu/frv.cpu
112 $(MAKE) cgen-arch $(CGEN_FLAGS_TO_PASS) mach=all \
113 archfile=$(srcdir)/../../cpu/frv.cpu \
114 FLAGS="with-scache"
115 touch stamp-arch
116 arch.h arch.c cpuall.h: $(CGEN_MAINT) stamp-arch
117 # @true
118
119 stamp-cpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(srcdir)/../../cpu/frv.cpu
120 $(MAKE) cgen-cpu-decode $(CGEN_FLAGS_TO_PASS) \
121 cpu=frvbf mach=frv,fr550,fr500,fr450,fr400,tomcat,simple SUFFIX= \
122 archfile=$(srcdir)/../../cpu/frv.cpu \
123 FLAGS="with-scache with-profile=fn with-generic-write with-parallel-only" \
124 EXTRAFILES="$(CGEN_CPU_SEM)"
125 touch stamp-cpu
126 cpu.h sem.c model.c decode.c decode.h: $(CGEN_MAINT) stamp-cpu
127 # @true