]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blob - sim/mips/Makefile.in
* R5900 sky COP2 testing continuing. Today only small
[thirdparty/binutils-gdb.git] / sim / mips / Makefile.in
1 # Makefile template for Configure for the MIPS simulator.
2 # Written by Cygnus Support.
3
4 ## COMMON_PRE_CONFIG_FRAG
5
6 srcdir=@srcdir@
7 srcroot=$(srcdir)/../../
8
9 SIM_NO_OBJ =
10
11 # start-sanitize-sky
12 SIM_SKY_OBJS = \
13 sky-device.o \
14 sky-dma.o \
15 sky-engine.o \
16 sky-gpuif.o \
17 sky-hardware.o \
18 sky-libvpe.o \
19 sky-pke.o \
20 sky-vu.o \
21 sky-vudis.o \
22 sky-gs.o \
23 sky-gdb.o
24 # end-sanitize-sky
25
26 SIM_IGEN_OBJ = \
27 support.o \
28 itable.o \
29 semantics.o \
30 idecode.o \
31 icache.o \
32 engine.o \
33 irun.o \
34
35 SIM_M16_OBJ = \
36 m16_support.o \
37 m16_semantics.o \
38 m16_idecode.o \
39 m16_icache.o \
40 \
41 m32_support.o \
42 m32_semantics.o \
43 m32_idecode.o \
44 m32_icache.o \
45 \
46 itable.o \
47 m16run.o \
48
49 MIPS_EXTRA_OBJS = @mips_extra_objs@
50 MIPS_EXTRA_LIBS = @mips_extra_libs@
51
52 SIM_OBJS = \
53 $(SIM_@sim_gen@_OBJ) \
54 $(SIM_NEW_COMMON_OBJS) \
55 $(MIPS_EXTRA_OBJS) \
56 interp.o \
57 sim-main.o \
58 sim-hload.o \
59 sim-engine.o \
60 sim-stop.o \
61 sim-resume.o \
62 sim-reason.o \
63
64
65 # List of flags to always pass to $(CC).
66 SIM_SUBTARGET=@SIM_SUBTARGET@
67
68 SIM_NO_CFLAGS = -DWITH_IGEN=0
69 SIM_IGEN_CFLAGS = -DWITH_IGEN=1
70 SIM_M16_CFLAGS = -DWITH_IGEN=1
71
72 # FIXME: Hack to find syscall.h? Better support for syscall.h
73 # is in progress.
74 SIM_EXTRA_CFLAGS = \
75 $(SIM_SUBTARGET) \
76 -I$(srcdir)/../../newlib/libc/sys/idt \
77 $(SIM_@sim_gen@_CFLAGS)
78
79 SIM_EXTRA_CLEAN = clean-extra
80
81 SIM_EXTRA_ALL = $(SIM_@sim_gen@_ALL)
82
83 SIM_EXTRA_LIBS = $(MIPS_EXTRA_LIBS)
84
85 # List of main object files for `run'.
86 SIM_RUN_OBJS = nrun.o
87
88
89
90 ## COMMON_POST_CONFIG_FRAG
91
92 SIM_NO_INTERP = oengine.c
93 interp.o: $(srcdir)/interp.c config.h sim-main.h $(SIM_@sim_gen@_INTERP)
94
95
96
97 #
98 # Old deprecated generator
99 #
100
101 SIM_NO_ALL = oengine.c
102
103 oengine.c: gencode
104 ./gencode @SIMCONF@ > tmp-oengine
105 mv tmp-oengine oengine.c
106
107 gencode: gencode.o getopt.o getopt1.o
108 $(CC_FOR_BUILD) -o $@ gencode.o getopt.o getopt1.o
109
110 gencode.o: $(srcdir)/gencode.c
111 $(CC_FOR_BUILD) -c -g -I${srcroot}/include $(srcdir)/gencode.c
112
113 getopt.o: $(srcdir)/../../libiberty/getopt.c
114 $(CC_FOR_BUILD) -c -g -I${srcroot}/include $(srcdir)/../../libiberty/getopt.c
115 getopt1.o: $(srcdir)/../../libiberty/getopt1.c
116 $(CC_FOR_BUILD) -c -g -I${srcroot}/include $(srcdir)/../../libiberty/getopt1.c
117
118
119
120 ../igen/igen:
121 cd ../igen && $(MAKE)
122
123 IGEN_TRACE= -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries
124 IGEN_INSN=$(srcdir)/mips.igen
125 IGEN_DC=$(srcdir)/mips.dc
126 M16_DC=$(srcdir)/m16.dc
127 IGEN_INCLUDE=\
128 $(start-sanitize-r5900) \
129 $(srcdir)/r5900.igen \
130 $(end-sanitize-r5900) \
131 $(start-sanitize-vr5400) \
132 $(srcdir)/vr5400.igen \
133 $(srcdir)/mdmx.igen \
134 $(end-sanitize-vr5400) \
135 $(start-sanitize-vr4320) \
136 $(srcdir)/vr4320.igen \
137 $(end-sanitize-vr4320) \
138 $(srcdir)/m16.igen \
139 $(srcdir)/tx.igen
140
141 SIM_IGEN_ALL = tmp-igen
142
143 BUILT_SRC_FROM_IGEN = \
144 icache.h \
145 icache.c \
146 idecode.h \
147 idecode.c \
148 semantics.h \
149 semantics.c \
150 model.h \
151 model.c \
152 support.h \
153 support.c \
154 engine.h \
155 engine.c \
156 irun.c \
157
158 # NB: Since these can be built by either tmp-igen or tmp-m16
159 # they are explicitly marked as being dependant on the
160 # dependant on the selected generator.
161 BUILT_SRC_FROM_GEN = \
162 itable.h \
163 itable.c \
164
165 $(BUILT_SRC_FROM_GEN): $(SIM_@sim_gen@_ALL)
166
167
168 $(BUILT_SRC_FROM_IGEN): tmp-igen
169
170 tmp-igen: $(IGEN_INSN) $(IGEN_DC) ../igen/igen $(IGEN_INCLUDE)
171 cd ../igen && $(MAKE)
172 ../igen/igen \
173 $(IGEN_TRACE) \
174 -I $(srcdir) \
175 -Werror \
176 -Wnodiscard \
177 @sim_igen_flags@ \
178 -G gen-direct-access \
179 -G gen-zero-r0 \
180 -B 32 \
181 -H 31 \
182 -i $(IGEN_INSN) \
183 -o $(IGEN_DC) \
184 -x \
185 -n icache.h -hc tmp-icache.h \
186 -n icache.c -c tmp-icache.c \
187 -n semantics.h -hs tmp-semantics.h \
188 -n semantics.c -s tmp-semantics.c \
189 -n idecode.h -hd tmp-idecode.h \
190 -n idecode.c -d tmp-idecode.c \
191 -n model.h -hm tmp-model.h \
192 -n model.c -m tmp-model.c \
193 -n support.h -hf tmp-support.h \
194 -n support.c -f tmp-support.c \
195 -n itable.h -ht tmp-itable.h \
196 -n itable.c -t tmp-itable.c \
197 -n engine.h -he tmp-engine.h \
198 -n engine.c -e tmp-engine.c \
199 -n irun.c -r tmp-irun.c
200 $(srcdir)/../../move-if-change tmp-icache.h icache.h
201 $(srcdir)/../../move-if-change tmp-icache.c icache.c
202 $(srcdir)/../../move-if-change tmp-idecode.h idecode.h
203 $(srcdir)/../../move-if-change tmp-idecode.c idecode.c
204 $(srcdir)/../../move-if-change tmp-semantics.h semantics.h
205 $(srcdir)/../../move-if-change tmp-semantics.c semantics.c
206 $(srcdir)/../../move-if-change tmp-model.h model.h
207 $(srcdir)/../../move-if-change tmp-model.c model.c
208 $(srcdir)/../../move-if-change tmp-support.h support.h
209 $(srcdir)/../../move-if-change tmp-support.c support.c
210 $(srcdir)/../../move-if-change tmp-itable.h itable.h
211 $(srcdir)/../../move-if-change tmp-itable.c itable.c
212 $(srcdir)/../../move-if-change tmp-engine.h engine.h
213 $(srcdir)/../../move-if-change tmp-engine.c engine.c
214 $(srcdir)/../../move-if-change tmp-irun.c irun.c
215 touch tmp-igen
216
217 semantics.o: sim-main.h semantics.c $(SIM_EXTRA_DEPS)
218 engine.o: sim-main.h engine.c $(SIM_EXTRA_DEPS)
219 support.o: sim-main.h support.c $(SIM_EXTRA_DEPS)
220 idecode.o: sim-main.h idecode.c $(SIM_EXTRA_DEPS)
221 itable.o: sim-main.h itable.c $(SIM_EXTRA_DEPS)
222
223
224
225 SIM_M16_ALL = tmp-m16
226
227 BUILT_SRC_FROM_M16 = \
228 m16_icache.h \
229 m16_icache.c \
230 m16_idecode.h \
231 m16_idecode.c \
232 m16_semantics.h \
233 m16_semantics.c \
234 m16_model.h \
235 m16_model.c \
236 m16_support.h \
237 m16_support.c \
238 \
239 m32_icache.h \
240 m32_icache.c \
241 m32_idecode.h \
242 m32_idecode.c \
243 m32_semantics.h \
244 m32_semantics.c \
245 m32_model.h \
246 m32_model.c \
247 m32_support.h \
248 m32_support.c \
249
250 $(BUILT_SRC_FROM_M16): tmp-m16
251
252 tmp-m16: $(IGEN_INSN) $(IGEN_DC) ../igen/igen $(IGEN_INCLUDE)
253 cd ../igen && $(MAKE)
254 ../igen/igen \
255 $(IGEN_TRACE) \
256 -I $(srcdir) \
257 -Werror \
258 -Wnodiscard \
259 @sim_m16_flags@ \
260 -G gen-direct-access \
261 -G gen-zero-r0 \
262 -B 16 \
263 -H 15 \
264 -i $(IGEN_INSN) \
265 -o $(M16_DC) \
266 -P m16_ \
267 -x \
268 -n m16_icache.h -hc tmp-icache.h \
269 -n m16_icache.c -c tmp-icache.c \
270 -n m16_semantics.h -hs tmp-semantics.h \
271 -n m16_semantics.c -s tmp-semantics.c \
272 -n m16_idecode.h -hd tmp-idecode.h \
273 -n m16_idecode.c -d tmp-idecode.c \
274 -n m16_model.h -hm tmp-model.h \
275 -n m16_model.c -m tmp-model.c \
276 -n m16_support.h -hf tmp-support.h \
277 -n m16_support.c -f tmp-support.c \
278 #
279 $(srcdir)/../../move-if-change tmp-icache.h m16_icache.h
280 $(srcdir)/../../move-if-change tmp-icache.c m16_icache.c
281 $(srcdir)/../../move-if-change tmp-idecode.h m16_idecode.h
282 $(srcdir)/../../move-if-change tmp-idecode.c m16_idecode.c
283 $(srcdir)/../../move-if-change tmp-semantics.h m16_semantics.h
284 $(srcdir)/../../move-if-change tmp-semantics.c m16_semantics.c
285 $(srcdir)/../../move-if-change tmp-model.h m16_model.h
286 $(srcdir)/../../move-if-change tmp-model.c m16_model.c
287 $(srcdir)/../../move-if-change tmp-support.h m16_support.h
288 $(srcdir)/../../move-if-change tmp-support.c m16_support.c
289 ../igen/igen \
290 $(IGEN_TRACE) \
291 -I $(srcdir) \
292 -Werror \
293 -Wnodiscard \
294 @sim_igen_flags@ \
295 -G gen-direct-access \
296 -G gen-zero-r0 \
297 -B 32 \
298 -H 31 \
299 -i $(IGEN_INSN) \
300 -o $(IGEN_DC) \
301 -P m32_ \
302 -x \
303 -n m32_icache.h -hc tmp-icache.h \
304 -n m32_icache.c -c tmp-icache.c \
305 -n m32_semantics.h -hs tmp-semantics.h \
306 -n m32_semantics.c -s tmp-semantics.c \
307 -n m32_idecode.h -hd tmp-idecode.h \
308 -n m32_idecode.c -d tmp-idecode.c \
309 -n m32_model.h -hm tmp-model.h \
310 -n m32_model.c -m tmp-model.c \
311 -n m32_support.h -hf tmp-support.h \
312 -n m32_support.c -f tmp-support.c \
313 #
314 $(srcdir)/../../move-if-change tmp-icache.h m32_icache.h
315 $(srcdir)/../../move-if-change tmp-icache.c m32_icache.c
316 $(srcdir)/../../move-if-change tmp-idecode.h m32_idecode.h
317 $(srcdir)/../../move-if-change tmp-idecode.c m32_idecode.c
318 $(srcdir)/../../move-if-change tmp-semantics.h m32_semantics.h
319 $(srcdir)/../../move-if-change tmp-semantics.c m32_semantics.c
320 $(srcdir)/../../move-if-change tmp-model.h m32_model.h
321 $(srcdir)/../../move-if-change tmp-model.c m32_model.c
322 $(srcdir)/../../move-if-change tmp-support.h m32_support.h
323 $(srcdir)/../../move-if-change tmp-support.c m32_support.c
324 ../igen/igen \
325 $(IGEN_TRACE) \
326 -I $(srcdir) \
327 -Werror \
328 -Wnodiscard \
329 -Wnowidth \
330 @sim_igen_flags@ @sim_m16_flags@ \
331 -G gen-direct-access \
332 -G gen-zero-r0 \
333 -i $(IGEN_INSN) \
334 -n itable.h -ht tmp-itable.h \
335 -n itable.c -t tmp-itable.c \
336 #
337 $(srcdir)/../../move-if-change tmp-itable.h itable.h
338 $(srcdir)/../../move-if-change tmp-itable.c itable.c
339 touch tmp-m16
340
341
342 clean-extra:
343 rm -f gencode oengine.c tmp.igen
344 rm -f $(BUILT_SRC_FROM_GEN)
345 rm -f $(BUILT_SRC_FROM_IGEN)
346 rm -f $(BUILT_SRC_FROM_M16)
347 rm -f tmp-igen
348 rm -f tmp-m16