target/mips/cpu-qom.h

   1 /*
   2  * QEMU MIPS CPU
   3  *
   4  * Copyright (c) 2012 SUSE LINUX Products GmbH
   5  *
   6  * This library is free software; you can redistribute it and/or
   7  * modify it under the terms of the GNU Lesser General Public
   8  * License as published by the Free Software Foundation; either
   9  * version 2.1 of the License, or (at your option) any later version.
  10  *
  11  * This library is distributed in the hope that it will be useful,
  12  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
  14  * Lesser General Public License for more details.
  15  *
  16  * You should have received a copy of the GNU Lesser General Public
  17  * License along with this library; if not, see
  18  * <http://www.gnu.org/licenses/lgpl-2.1.html>
  19  */
  20 #ifndef QEMU_MIPS_CPU_QOM_H
  21 #define QEMU_MIPS_CPU_QOM_H
  22
  23 #include "hw/core/cpu.h"
  24 #include "qom/object.h"
  25
  26 #ifdef TARGET_MIPS64
  27 #define TYPE_MIPS_CPU "mips64-cpu"
  28 #else
  29 #define TYPE_MIPS_CPU "mips-cpu"
  30 #endif
  31
  32 typedef struct MIPSCPU MIPSCPU;
  33 typedef struct MIPSCPUClass MIPSCPUClass;
  34 #define MIPS_CPU_CLASS(klass) \
  35     OBJECT_CLASS_CHECK(MIPSCPUClass, (klass), TYPE_MIPS_CPU)
  36 #define MIPS_CPU(obj) \
  37     OBJECT_CHECK(MIPSCPU, (obj), TYPE_MIPS_CPU)
  38 #define MIPS_CPU_GET_CLASS(obj) \
  39     OBJECT_GET_CLASS(MIPSCPUClass, (obj), TYPE_MIPS_CPU)
  40
  41 /**
  42  * MIPSCPUClass:
  43  * @parent_realize: The parent class' realize handler.
  44  * @parent_reset: The parent class' reset handler.
  45  *
  46  * A MIPS CPU model.
  47  */
  48 struct MIPSCPUClass {
  49     /*< private >*/
  50     CPUClass parent_class;
  51     /*< public >*/
  52
  53     DeviceRealize parent_realize;
  54     DeviceReset parent_reset;
  55     const struct mips_def_t *cpu_def;
  56 };
  57
  58
  59 #endif