]> git.ipfire.org Git - people/ms/u-boot.git/blobdiff - board/theobroma-systems/puma_rk3399/puma-rk3399.c
rockchip: ARM64: split RK3399-Q7 board off the RK3399-EVB board
[people/ms/u-boot.git] / board / theobroma-systems / puma_rk3399 / puma-rk3399.c
diff --git a/board/theobroma-systems/puma_rk3399/puma-rk3399.c b/board/theobroma-systems/puma_rk3399/puma-rk3399.c
new file mode 100644 (file)
index 0000000..fb4d31e
--- /dev/null
@@ -0,0 +1,71 @@
+/*
+ * (C) Copyright 2017 Theobroma Systems Design und Consulting GmbH
+ *
+ * SPDX-License-Identifier:     GPL-2.0+
+ */
+#include <common.h>
+#include <dm.h>
+#include <dm/pinctrl.h>
+#include <dm/uclass-internal.h>
+#include <asm/arch/periph.h>
+#include <power/regulator.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+int board_init(void)
+{
+       struct udevice *pinctrl, *regulator;
+       int ret;
+
+       /*
+        * The PWM does not have decicated interrupt number in dts and can
+        * not get periph_id by pinctrl framework, so let's init them here.
+        * The PWM2 and PWM3 are for pwm regulators.
+        */
+       ret = uclass_get_device(UCLASS_PINCTRL, 0, &pinctrl);
+       if (ret) {
+               debug("%s: Cannot find pinctrl device\n", __func__);
+               goto out;
+       }
+
+       ret = pinctrl_request_noflags(pinctrl, PERIPH_ID_PWM2);
+       if (ret) {
+               debug("%s PWM2 pinctrl init fail!\n", __func__);
+               goto out;
+       }
+
+       /* rk3399 need to init vdd_center to get the correct output voltage */
+       ret = regulator_get_by_platname("vdd_center", &regulator);
+       if (ret)
+               debug("%s: Cannot get vdd_center regulator\n", __func__);
+
+       ret = regulator_get_by_platname("vcc5v0_host", &regulator);
+       if (ret) {
+               debug("%s vcc5v0_host init fail! ret %d\n", __func__, ret);
+               goto out;
+       }
+
+       ret = regulator_set_enable(regulator, true);
+       if (ret) {
+               debug("%s vcc5v0-host-en set fail!\n", __func__);
+               goto out;
+       }
+
+out:
+       return 0;
+}
+
+int dram_init(void)
+{
+       gd->ram_size = 0x80000000;
+       return 0;
+}
+
+int dram_init_banksize(void)
+{
+       /* Reserve 0x200000 for ATF bl31 */
+       gd->bd->bi_dram[0].start = 0x200000;
+       gd->bd->bi_dram[0].size = 0x7e000000;
+
+       return 0;
+}