/* Subroutines for the gcc driver.
- Copyright (C) 2006-2013 Free Software Foundation, Inc.
+ Copyright (C) 2006-2021 Free Software Foundation, Inc.
This file is part of GCC.
along with GCC; see the file COPYING3. If not see
<http://www.gnu.org/licenses/>. */
+#define IN_TARGET_CODE 1
+
#include "config.h"
#include "system.h"
#include "coretypes.h"
const char *host_detect_local_cpu (int argc, const char **argv);
-#ifdef __GNUC__
+#if defined(__GNUC__) && (__GNUC__ >= 5 || !defined(__PIC__))
#include "cpuid.h"
+#include "common/config/i386/cpuinfo.h"
+#include "common/config/i386/i386-isas.h"
struct cache_desc
{
const char *cache = "";
const char *options = "";
- unsigned int eax, ebx, ecx, edx;
+ unsigned int ebx, ecx, edx;
unsigned int max_level, ext_level;
unsigned int vendor;
unsigned int model, family;
- unsigned int has_sse3, has_ssse3, has_cmpxchg16b;
- unsigned int has_cmpxchg8b, has_cmov, has_mmx, has_sse, has_sse2;
-
- /* Extended features */
- unsigned int has_lahf_lm = 0, has_sse4a = 0;
- unsigned int has_longmode = 0, has_3dnowp = 0, has_3dnow = 0;
- unsigned int has_movbe = 0, has_sse4_1 = 0, has_sse4_2 = 0;
- unsigned int has_popcnt = 0, has_aes = 0, has_avx = 0, has_avx2 = 0;
- unsigned int has_pclmul = 0, has_abm = 0, has_lwp = 0;
- unsigned int has_fma = 0, has_fma4 = 0, has_xop = 0;
- unsigned int has_bmi = 0, has_bmi2 = 0, has_tbm = 0, has_lzcnt = 0;
- unsigned int has_hle = 0, has_rtm = 0;
- unsigned int has_rdrnd = 0, has_f16c = 0, has_fsgsbase = 0;
- unsigned int has_rdseed = 0, has_prfchw = 0, has_adx = 0;
- unsigned int has_osxsave = 0, has_fxsr = 0, has_xsave = 0, has_xsaveopt = 0;
- unsigned int has_avx512er = 0, has_avx512pf = 0, has_avx512cd = 0;
- unsigned int has_avx512f = 0;
-
bool arch;
unsigned int l2sizekb = 0;
if (!arch && strcmp (argv[0], "tune"))
return NULL;
- max_level = __get_cpuid_max (0, &vendor);
- if (max_level < 1)
- goto done;
-
- __cpuid (1, eax, ebx, ecx, edx);
-
- model = (eax >> 4) & 0x0f;
- family = (eax >> 8) & 0x0f;
- if (vendor == signature_INTEL_ebx)
- {
- unsigned int extended_model, extended_family;
-
- extended_model = (eax >> 12) & 0xf0;
- extended_family = (eax >> 20) & 0xff;
- if (family == 0x0f)
- {
- family += extended_family;
- model += extended_model;
- }
- else if (family == 0x06)
- model += extended_model;
- }
-
- has_sse3 = ecx & bit_SSE3;
- has_ssse3 = ecx & bit_SSSE3;
- has_sse4_1 = ecx & bit_SSE4_1;
- has_sse4_2 = ecx & bit_SSE4_2;
- has_avx = ecx & bit_AVX;
- has_osxsave = ecx & bit_OSXSAVE;
- has_cmpxchg16b = ecx & bit_CMPXCHG16B;
- has_movbe = ecx & bit_MOVBE;
- has_popcnt = ecx & bit_POPCNT;
- has_aes = ecx & bit_AES;
- has_pclmul = ecx & bit_PCLMUL;
- has_fma = ecx & bit_FMA;
- has_f16c = ecx & bit_F16C;
- has_rdrnd = ecx & bit_RDRND;
- has_xsave = ecx & bit_XSAVE;
-
- has_cmpxchg8b = edx & bit_CMPXCHG8B;
- has_cmov = edx & bit_CMOV;
- has_mmx = edx & bit_MMX;
- has_fxsr = edx & bit_FXSAVE;
- has_sse = edx & bit_SSE;
- has_sse2 = edx & bit_SSE2;
-
- if (max_level >= 7)
- {
- __cpuid_count (7, 0, eax, ebx, ecx, edx);
-
- has_bmi = ebx & bit_BMI;
- has_hle = ebx & bit_HLE;
- has_rtm = ebx & bit_RTM;
- has_avx2 = ebx & bit_AVX2;
- has_bmi2 = ebx & bit_BMI2;
- has_fsgsbase = ebx & bit_FSGSBASE;
- has_rdseed = ebx & bit_RDSEED;
- has_adx = ebx & bit_ADX;
- has_avx512f = ebx & bit_AVX512F;
- has_avx512er = ebx & bit_AVX512ER;
- has_avx512pf = ebx & bit_AVX512PF;
- has_avx512cd = ebx & bit_AVX512CD;
- }
-
- if (max_level >= 13)
- {
- __cpuid_count (13, 1, eax, ebx, ecx, edx);
+ struct __processor_model cpu_model = { };
+ struct __processor_model2 cpu_model2 = { };
+ unsigned int cpu_features2[SIZE_OF_CPU_FEATURES] = { };
- has_xsaveopt = eax & bit_XSAVEOPT;
- }
-
- /* Get XCR_XFEATURE_ENABLED_MASK register with xgetbv. */
-#define XCR_XFEATURE_ENABLED_MASK 0x0
-#define XSTATE_FP 0x1
-#define XSTATE_SSE 0x2
-#define XSTATE_YMM 0x4
- if (has_osxsave)
- asm (".byte 0x0f; .byte 0x01; .byte 0xd0"
- : "=a" (eax), "=d" (edx)
- : "c" (XCR_XFEATURE_ENABLED_MASK));
-
- /* Check if SSE and YMM states are supported. */
- if (!has_osxsave
- || (eax & (XSTATE_SSE | XSTATE_YMM)) != (XSTATE_SSE | XSTATE_YMM))
- {
- has_avx = 0;
- has_avx2 = 0;
- has_fma = 0;
- has_fma4 = 0;
- has_xop = 0;
- has_xsave = 0;
- has_xsaveopt = 0;
- }
-
- /* Check cpuid level of extended features. */
- __cpuid (0x80000000, ext_level, ebx, ecx, edx);
+ if (cpu_indicator_init (&cpu_model, &cpu_model2, cpu_features2) != 0)
+ goto done;
- if (ext_level > 0x80000000)
- {
- __cpuid (0x80000001, eax, ebx, ecx, edx);
-
- has_lahf_lm = ecx & bit_LAHF_LM;
- has_sse4a = ecx & bit_SSE4a;
- has_abm = ecx & bit_ABM;
- has_lwp = ecx & bit_LWP;
- has_fma4 = ecx & bit_FMA4;
- has_xop = ecx & bit_XOP;
- has_tbm = ecx & bit_TBM;
- has_lzcnt = ecx & bit_LZCNT;
- has_prfchw = ecx & bit_PRFCHW;
-
- has_longmode = edx & bit_LM;
- has_3dnowp = edx & bit_3DNOWP;
- has_3dnow = edx & bit_3DNOW;
- }
+ vendor = cpu_model.__cpu_vendor;
+ family = cpu_model2.__cpu_family;
+ model = cpu_model2.__cpu_model;
+ max_level = cpu_model2.__cpu_max_level;
+ ext_level = cpu_model2.__cpu_ext_level;
if (!arch)
{
- if (vendor == signature_AMD_ebx
- || vendor == signature_CENTAUR_ebx
- || vendor == signature_CYRIX_ebx
- || vendor == signature_NSC_ebx)
+ if (vendor == VENDOR_AMD
+ || vendor == VENDOR_CENTAUR
+ || vendor == VENDOR_CYRIX
+ || vendor == VENDOR_NSC)
cache = detect_caches_amd (ext_level);
- else if (vendor == signature_INTEL_ebx)
+ else if (vendor == VENDOR_INTEL)
{
bool xeon_mp = (family == 15 && model == 6);
cache = detect_caches_intel (xeon_mp, max_level,
}
}
- if (vendor == signature_AMD_ebx)
+ /* Extended features */
+#define has_feature(f) \
+ has_cpu_feature (&cpu_model, cpu_features2, f)
+
+ if (vendor == VENDOR_AMD)
{
unsigned int name;
/* Detect geode processor by its processor signature. */
- if (ext_level > 0x80000001)
+ if (ext_level >= 0x80000002)
__cpuid (0x80000002, name, ebx, ecx, edx);
else
name = 0;
if (name == signature_NSC_ebx)
processor = PROCESSOR_GEODE;
- else if (has_movbe)
+ else if (has_feature (FEATURE_MOVBE) && family == 22)
processor = PROCESSOR_BTVER2;
- else if (has_avx2)
- processor = PROCESSOR_BDVER4;
- else if (has_xsaveopt)
- processor = PROCESSOR_BDVER3;
- else if (has_bmi)
- processor = PROCESSOR_BDVER2;
- else if (has_xop)
+ else if (has_feature (FEATURE_VAES))
+ processor = PROCESSOR_ZNVER3;
+ else if (has_feature (FEATURE_CLWB))
+ processor = PROCESSOR_ZNVER2;
+ else if (has_feature (FEATURE_CLZERO))
+ processor = PROCESSOR_ZNVER1;
+ else if (has_feature (FEATURE_AVX2))
+ processor = PROCESSOR_BDVER4;
+ else if (has_feature (FEATURE_XSAVEOPT))
+ processor = PROCESSOR_BDVER3;
+ else if (has_feature (FEATURE_BMI))
+ processor = PROCESSOR_BDVER2;
+ else if (has_feature (FEATURE_XOP))
processor = PROCESSOR_BDVER1;
- else if (has_sse4a && has_ssse3)
- processor = PROCESSOR_BTVER1;
- else if (has_sse4a)
+ else if (has_feature (FEATURE_SSE4_A)
+ && has_feature (FEATURE_SSSE3))
+ processor = PROCESSOR_BTVER1;
+ else if (has_feature (FEATURE_SSE4_A))
processor = PROCESSOR_AMDFAM10;
- else if (has_sse2 || has_longmode)
+ else if (has_feature (FEATURE_SSE2)
+ || has_feature (FEATURE_LM))
processor = PROCESSOR_K8;
- else if (has_3dnowp && family == 6)
+ else if (has_feature (FEATURE_3DNOWP) && family == 6)
processor = PROCESSOR_ATHLON;
- else if (has_mmx)
+ else if (has_feature (FEATURE_MMX))
processor = PROCESSOR_K6;
else
processor = PROCESSOR_PENTIUM;
}
- else if (vendor == signature_CENTAUR_ebx)
+ else if (vendor == VENDOR_CENTAUR)
{
- if (arch)
+ processor = PROCESSOR_GENERIC;
+
+ switch (family)
{
- switch (family)
- {
- case 6:
- if (model > 9)
- /* Use the default detection procedure. */
- processor = PROCESSOR_GENERIC;
- else if (model == 9)
- cpu = "c3-2";
- else if (model >= 6)
- cpu = "c3";
- else
- processor = PROCESSOR_GENERIC;
- break;
- case 5:
- if (has_3dnow)
- cpu = "winchip2";
- else if (has_mmx)
- cpu = "winchip2-c6";
- else
- processor = PROCESSOR_GENERIC;
- break;
- default:
- /* We have no idea. */
- processor = PROCESSOR_GENERIC;
- }
+ default:
+ /* We have no idea. */
+ break;
+
+ case 5:
+ if (has_feature (FEATURE_3DNOW)
+ || has_feature (FEATURE_MMX))
+ processor = PROCESSOR_I486;
+ break;
+
+ case 6:
+ if (has_feature (FEATURE_LM))
+ processor = PROCESSOR_K8;
+ else if (model >= 9)
+ processor = PROCESSOR_PENTIUMPRO;
+ else if (model >= 6)
+ processor = PROCESSOR_I486;
}
}
else
/* Default. */
break;
case PROCESSOR_I486:
- cpu = "i486";
+ if (arch && vendor == VENDOR_CENTAUR)
+ {
+ if (model >= 6)
+ cpu = "c3";
+ else if (has_feature (FEATURE_3DNOW))
+ cpu = "winchip2";
+ else
+ /* Assume WinChip C6. */
+ cpu = "winchip-c6";
+ }
+ else
+ cpu = "i486";
break;
case PROCESSOR_PENTIUM:
- if (arch && has_mmx)
+ if (arch && has_feature (FEATURE_MMX))
cpu = "pentium-mmx";
else
cpu = "pentium";
break;
case PROCESSOR_PENTIUMPRO:
- switch (model)
+ cpu = get_intel_cpu (&cpu_model, &cpu_model2, cpu_features2);
+ if (cpu == NULL)
{
- case 0x1c:
- case 0x26:
- /* Bonnell. */
- cpu = "bonnell";
- break;
- case 0x37:
- case 0x4d:
- /* Silvermont. */
- cpu = "silvermont";
- break;
- case 0x0f:
- /* Merom. */
- case 0x17:
- case 0x1d:
- /* Penryn. */
- cpu = "core2";
- break;
- case 0x1a:
- case 0x1e:
- case 0x1f:
- case 0x2e:
- /* Nehalem. */
- cpu = "nehalem";
- break;
- case 0x25:
- case 0x2c:
- case 0x2f:
- /* Westmere. */
- cpu = "westmere";
- break;
- case 0x2a:
- case 0x2d:
- /* Sandy Bridge. */
- cpu = "sandybridge";
- break;
- case 0x3a:
- case 0x3e:
- /* Ivy Bridge. */
- cpu = "ivybridge";
- break;
- case 0x3c:
- case 0x45:
- case 0x46:
- /* Haswell. */
- cpu = "haswell";
- break;
- default:
if (arch)
{
/* This is unknown family 0x6 CPU. */
- if (has_adx)
- cpu = "broadwell";
- else if (has_avx2)
+ if (has_feature (FEATURE_AVX))
+ {
+ if (has_feature (FEATURE_AVX512VP2INTERSECT))
+ {
+ if (has_feature (FEATURE_TSXLDTRK))
+ /* Assume Sapphire Rapids. */
+ cpu = "sapphirerapids";
+ else
+ /* Assume Tiger Lake */
+ cpu = "tigerlake";
+ }
+ /* Assume Cooper Lake */
+ else if (has_feature (FEATURE_AVX512BF16))
+ cpu = "cooperlake";
+ /* Assume Ice Lake Server. */
+ else if (has_feature (FEATURE_WBNOINVD))
+ cpu = "icelake-server";
+ /* Assume Ice Lake. */
+ else if (has_feature (FEATURE_AVX512BITALG))
+ cpu = "icelake-client";
+ /* Assume Cannon Lake. */
+ else if (has_feature (FEATURE_AVX512VBMI))
+ cpu = "cannonlake";
+ /* Assume Knights Mill. */
+ else if (has_feature (FEATURE_AVX5124VNNIW))
+ cpu = "knm";
+ /* Assume Knights Landing. */
+ else if (has_feature (FEATURE_AVX512ER))
+ cpu = "knl";
+ /* Assume Skylake with AVX-512. */
+ else if (has_feature (FEATURE_AVX512F))
+ cpu = "skylake-avx512";
+ /* Assume Alder Lake */
+ else if (has_feature (FEATURE_SERIALIZE))
+ cpu = "alderlake";
+ /* Assume Skylake. */
+ else if (has_feature (FEATURE_CLFLUSHOPT))
+ cpu = "skylake";
+ /* Assume Broadwell. */
+ else if (has_feature (FEATURE_ADX))
+ cpu = "broadwell";
+ else if (has_feature (FEATURE_AVX2))
/* Assume Haswell. */
- cpu = "haswell";
- else if (has_avx)
+ cpu = "haswell";
+ else
/* Assume Sandy Bridge. */
- cpu = "sandybridge";
- else if (has_sse4_2)
+ cpu = "sandybridge";
+ }
+ else if (has_feature (FEATURE_SSE4_2))
{
- if (has_movbe)
+ if (has_feature (FEATURE_GFNI))
+ /* Assume Tremont. */
+ cpu = "tremont";
+ else if (has_feature (FEATURE_SGX))
+ /* Assume Goldmont Plus. */
+ cpu = "goldmont-plus";
+ else if (has_feature (FEATURE_XSAVE))
+ /* Assume Goldmont. */
+ cpu = "goldmont";
+ else if (has_feature (FEATURE_MOVBE))
/* Assume Silvermont. */
cpu = "silvermont";
else
/* Assume Nehalem. */
cpu = "nehalem";
}
- else if (has_ssse3)
+ else if (has_feature (FEATURE_SSSE3))
{
- if (has_movbe)
+ if (has_feature (FEATURE_MOVBE))
/* Assume Bonnell. */
cpu = "bonnell";
else
/* Assume Core 2. */
cpu = "core2";
}
- else if (has_sse3)
- /* It is Core Duo. */
- cpu = "pentium-m";
- else if (has_sse2)
+ else if (has_feature (FEATURE_LM))
+ /* Perhaps some emulator? Assume x86-64, otherwise gcc
+ -march=native would be unusable for 64-bit compilations,
+ as all the CPUs below are 32-bit only. */
+ cpu = "x86-64";
+ else if (has_feature (FEATURE_SSE3))
+ {
+ if (vendor == VENDOR_CENTAUR)
+ /* C7 / Eden "Esther" */
+ cpu = "c7";
+ else
+ /* It is Core Duo. */
+ cpu = "pentium-m";
+ }
+ else if (has_feature (FEATURE_SSE2))
/* It is Pentium M. */
cpu = "pentium-m";
- else if (has_sse)
- /* It is Pentium III. */
- cpu = "pentium3";
- else if (has_mmx)
+ else if (has_feature (FEATURE_SSE))
+ {
+ if (vendor == VENDOR_CENTAUR)
+ {
+ if (model >= 9)
+ /* Eden "Nehemiah" */
+ cpu = "nehemiah";
+ else
+ cpu = "c3-2";
+ }
+ else
+ /* It is Pentium III. */
+ cpu = "pentium3";
+ }
+ else if (has_feature (FEATURE_MMX))
/* It is Pentium II. */
cpu = "pentium2";
else
else
/* For -mtune, we default to -mtune=generic. */
cpu = "generic";
- break;
}
break;
case PROCESSOR_PENTIUM4:
- if (has_sse3)
+ if (has_feature (FEATURE_SSE3))
{
- if (has_longmode)
+ if (has_feature (FEATURE_LM))
cpu = "nocona";
else
cpu = "prescott";
cpu = "geode";
break;
case PROCESSOR_K6:
- if (arch && has_3dnow)
+ if (arch && has_feature (FEATURE_3DNOW))
cpu = "k6-3";
else
cpu = "k6";
break;
case PROCESSOR_ATHLON:
- if (arch && has_sse)
+ if (arch && has_feature (FEATURE_SSE))
cpu = "athlon-4";
else
cpu = "athlon";
break;
case PROCESSOR_K8:
- if (arch && has_sse3)
- cpu = "k8-sse3";
+ if (arch)
+ {
+ if (vendor == VENDOR_CENTAUR)
+ {
+ if (has_feature (FEATURE_SSE4_1))
+ /* Nano 3000 | Nano dual / quad core | Eden X4 */
+ cpu = "nano-3000";
+ else if (has_feature (FEATURE_SSSE3))
+ /* Nano 1000 | Nano 2000 */
+ cpu = "nano";
+ else if (has_feature (FEATURE_SSE3))
+ /* Eden X2 */
+ cpu = "eden-x2";
+ else
+ /* Default to k8 */
+ cpu = "k8";
+ }
+ else if (has_feature (FEATURE_SSE3))
+ cpu = "k8-sse3";
+ else
+ cpu = "k8";
+ }
else
+ /* For -mtune, we default to -mtune=k8 */
cpu = "k8";
break;
case PROCESSOR_AMDFAM10:
case PROCESSOR_BDVER4:
cpu = "bdver4";
break;
+ case PROCESSOR_ZNVER1:
+ cpu = "znver1";
+ break;
+ case PROCESSOR_ZNVER2:
+ cpu = "znver2";
+ break;
+ case PROCESSOR_ZNVER3:
+ cpu = "znver3";
+ break;
case PROCESSOR_BTVER1:
cpu = "btver1";
break;
/* Use something reasonable. */
if (arch)
{
- if (has_ssse3)
+ if (has_feature (FEATURE_SSSE3))
cpu = "core2";
- else if (has_sse3)
+ else if (has_feature (FEATURE_SSE3))
{
- if (has_longmode)
+ if (has_feature (FEATURE_LM))
cpu = "nocona";
else
cpu = "prescott";
}
- else if (has_sse2)
+ else if (has_feature (FEATURE_LM))
+ /* Perhaps some emulator? Assume x86-64, otherwise gcc
+ -march=native would be unusable for 64-bit compilations,
+ as all the CPUs below are 32-bit only. */
+ cpu = "x86-64";
+ else if (has_feature (FEATURE_SSE2))
cpu = "pentium4";
- else if (has_cmov)
+ else if (has_feature (FEATURE_CMOV))
cpu = "pentiumpro";
- else if (has_mmx)
+ else if (has_feature (FEATURE_MMX))
cpu = "pentium-mmx";
- else if (has_cmpxchg8b)
+ else if (has_feature (FEATURE_CMPXCHG8B))
cpu = "pentium";
}
else
if (arch)
{
- const char *mmx = has_mmx ? " -mmmx" : " -mno-mmx";
- const char *mmx3dnow = has_3dnow ? " -m3dnow" : " -mno-3dnow";
- const char *sse = has_sse ? " -msse" : " -mno-sse";
- const char *sse2 = has_sse2 ? " -msse2" : " -mno-sse2";
- const char *sse3 = has_sse3 ? " -msse3" : " -mno-sse3";
- const char *ssse3 = has_ssse3 ? " -mssse3" : " -mno-ssse3";
- const char *sse4a = has_sse4a ? " -msse4a" : " -mno-sse4a";
- const char *cx16 = has_cmpxchg16b ? " -mcx16" : " -mno-cx16";
- const char *sahf = has_lahf_lm ? " -msahf" : " -mno-sahf";
- const char *movbe = has_movbe ? " -mmovbe" : " -mno-movbe";
- const char *aes = has_aes ? " -maes" : " -mno-aes";
- const char *pclmul = has_pclmul ? " -mpclmul" : " -mno-pclmul";
- const char *popcnt = has_popcnt ? " -mpopcnt" : " -mno-popcnt";
- const char *abm = has_abm ? " -mabm" : " -mno-abm";
- const char *lwp = has_lwp ? " -mlwp" : " -mno-lwp";
- const char *fma = has_fma ? " -mfma" : " -mno-fma";
- const char *fma4 = has_fma4 ? " -mfma4" : " -mno-fma4";
- const char *xop = has_xop ? " -mxop" : " -mno-xop";
- const char *bmi = has_bmi ? " -mbmi" : " -mno-bmi";
- const char *bmi2 = has_bmi2 ? " -mbmi2" : " -mno-bmi2";
- const char *tbm = has_tbm ? " -mtbm" : " -mno-tbm";
- const char *avx = has_avx ? " -mavx" : " -mno-avx";
- const char *avx2 = has_avx2 ? " -mavx2" : " -mno-avx2";
- const char *sse4_2 = has_sse4_2 ? " -msse4.2" : " -mno-sse4.2";
- const char *sse4_1 = has_sse4_1 ? " -msse4.1" : " -mno-sse4.1";
- const char *lzcnt = has_lzcnt ? " -mlzcnt" : " -mno-lzcnt";
- const char *hle = has_hle ? " -mhle" : " -mno-hle";
- const char *rtm = has_rtm ? " -mrtm" : " -mno-rtm";
- const char *rdrnd = has_rdrnd ? " -mrdrnd" : " -mno-rdrnd";
- const char *f16c = has_f16c ? " -mf16c" : " -mno-f16c";
- const char *fsgsbase = has_fsgsbase ? " -mfsgsbase" : " -mno-fsgsbase";
- const char *rdseed = has_rdseed ? " -mrdseed" : " -mno-rdseed";
- const char *prfchw = has_prfchw ? " -mprfchw" : " -mno-prfchw";
- const char *adx = has_adx ? " -madx" : " -mno-adx";
- const char *fxsr = has_fxsr ? " -mfxsr" : " -mno-fxsr";
- const char *xsave = has_xsave ? " -mxsave" : " -mno-xsave";
- const char *xsaveopt = has_xsaveopt ? " -mxsaveopt" : " -mno-xsaveopt";
- const char *avx512f = has_avx512f ? " -mavx512f" : " -mno-avx512f";
- const char *avx512er = has_avx512er ? " -mavx512er" : " -mno-avx512er";
- const char *avx512cd = has_avx512cd ? " -mavx512cd" : " -mno-avx512cd";
- const char *avx512pf = has_avx512pf ? " -mavx512pf" : " -mno-avx512pf";
-
- options = concat (options, mmx, mmx3dnow, sse, sse2, sse3, ssse3,
- sse4a, cx16, sahf, movbe, aes, pclmul,
- popcnt, abm, lwp, fma, fma4, xop, bmi, bmi2,
- tbm, avx, avx2, sse4_2, sse4_1, lzcnt, rtm,
- hle, rdrnd, f16c, fsgsbase, rdseed, prfchw, adx,
- fxsr, xsave, xsaveopt, avx512f, avx512er,
- avx512cd, avx512pf, NULL);
+ unsigned int i;
+ const char *const neg_option = " -mno-";
+ for (i = 0; i < ARRAY_SIZE (isa_names_table); i++)
+ if (isa_names_table[i].option)
+ {
+ if (has_feature (isa_names_table[i].feature))
+ options = concat (options, " ",
+ isa_names_table[i].option, NULL);
+ else
+ options = concat (options, neg_option,
+ isa_names_table[i].option + 2, NULL);
+ }
}
done:
}
#else
-/* If we aren't compiling with GCC then the driver will just ignore
- -march and -mtune "native" target and will leave to the newly
- built compiler to generate code for its default target. */
+/* If we are compiling with GCC where %EBX register is fixed, then the
+ driver will just ignore -march and -mtune "native" target and will leave
+ to the newly built compiler to generate code for its default target. */
-const char *host_detect_local_cpu (int argc ATTRIBUTE_UNUSED,
- const char **argv ATTRIBUTE_UNUSED)
+const char *host_detect_local_cpu (int, const char **)
{
return NULL;
}
projects / thirdparty / gcc.git / blobdiff