The compiler contains estimates of the number of clock cycles for
'typical' EV4 & EV5 hardware for the Level 1, 2 & 3 caches
(also called Dcache, Scache, and Bcache), as well as to main memory.
- Note that L3 is only valid for EV5.
\ No newline at end of file
+ Note that L3 is only valid for EV5.