git.ipfire.org Git - thirdparty/gcc.git/history

]> git.ipfire.org Git - thirdparty/gcc.git/history - gcc/config/riscv/bitmanip.md

projects / thirdparty / gcc.git / history

[thirdparty/gcc.git] / gcc / config / riscv / bitmanip.md

2024-01-03	Jakub Jelinek	Update copyright years.	blob \| commitdiff \| raw
2023-11-09	Jin Ma	RISC-V: Fix the illegal operands for the XTheadMemidx...	blob \| commitdiff \| raw \| diff to current
2023-09-30	Jivan Hakobyan	RISC-V: Add type attribute in *<optab>_not_const<mode...	blob \| commitdiff \| raw \| diff to current
2023-09-29	Jivan Hakobyan	RISC-V: Replace not + bitwise_imm with li + bitwise_not	blob \| commitdiff \| raw \| diff to current
2023-09-12	Christoph Müllner	riscv: Add support for str(n)cmp inline expansion	blob \| commitdiff \| raw \| diff to current
2023-09-08	Christoph Müllner	riscv: bitmanip: Remove duplicate zero_extendhi<GPR...	blob \| commitdiff \| raw \| diff to current
2023-09-05	Jeff Law	RISC-V: Expose bswapsi for TARGET_64BIT	blob \| commitdiff \| raw \| diff to current
2023-08-23	Zhangjin Liao	[PATCH] RISC-V:add a more appropriate type attribute	blob \| commitdiff \| raw \| diff to current
2023-08-21	Edwin Lu	[PATCH] RISC-V: Add Types to Missing Bitmanip Instructions	blob \| commitdiff \| raw \| diff to current
2023-06-07	Jeff Law	RISC-V: Eliminate extension after for *w instructions	blob \| commitdiff \| raw \| diff to current
2023-05-20	Raphael Moreira...	Add bext pattern for ZBS	blob \| commitdiff \| raw \| diff to current
2023-05-20	Raphael Moreira...	RISC-V: Fix CTZ unnecessary sign extension [PR #106888]	blob \| commitdiff \| raw \| diff to current
2023-05-17	Jivan Hakobyan	RISC-V: Remove masking third operand of rotate instructions	blob \| commitdiff \| raw \| diff to current
2023-04-28	Karen Sargsyan	RISC-V: Added support clmul[r,h] instructions for Zbc...	blob \| commitdiff \| raw \| diff to current
2023-04-28	Jivan Hakobyan	RISC-V: Eliminate redundant zero extension of minu...	blob \| commitdiff \| raw \| diff to current
2023-04-26	Jivan Hakobyan	avoid splitting small constants in bcrli_nottwobits...	blob \| commitdiff \| raw \| diff to current
2023-04-20	Raphael Zinsly	[PR target/108248] [RISC-V] Break down some bitmanip...	blob \| commitdiff \| raw \| diff to current
2023-04-18	Sinan Lin	Add TARGET_ZBKB to the condition of bswapsi2, bswapdi2...	blob \| commitdiff \| raw \| diff to current
2023-04-17	Feng Wang	RISC-V: Optimze the reverse conditions of rotate shift	blob \| commitdiff \| raw \| diff to current
2023-03-15	Christoph Müllner	riscv: thead: Add support for the XTheadBb ISA extension	blob \| commitdiff \| raw \| diff to current
2023-03-05	Liao Shihua	RISC-V: Implement ZBKB, ZBKC and ZBKX extensions	blob \| commitdiff \| raw \| diff to current
2023-03-05	Lin Sinan	RISC-V: Allow const0_rtx operand in max/min	blob \| commitdiff \| raw \| diff to current
2023-03-05	Lin Sinan	RISC-V: Fix wrong partial subreg check for bsetidisi	blob \| commitdiff \| raw \| diff to current
2023-01-16	Jakub Jelinek	Update copyright years.	blob \| commitdiff \| raw \| diff to current
2022-11-18	Philipp Tomsich	RISC-V: No extensions for SImode min/max against safe...	blob \| commitdiff \| raw \| diff to current
2022-11-18	Philipp Tomsich	RISC-V: Handle "(a & twobits) == singlebit" in branches...	blob \| commitdiff \| raw \| diff to current
2022-11-18	Philipp Tomsich	RISC-V: Use bseti/bclri/binvi to extend reach of ori...	blob \| commitdiff \| raw \| diff to current
2022-11-18	Philipp Tomsich	RISC-V: Optimize slli(.uw)? + addw + zext.w into sh...	blob \| commitdiff \| raw \| diff to current
2022-11-18	Philipp Tomsich	RISC-V: split to allow formation of sh[123]add before...	blob \| commitdiff \| raw \| diff to current
2022-11-18	Philipp Tomsich	RISC-V: allow bseti on SImode without sign-extension	blob \| commitdiff \| raw \| diff to current
2022-11-17	Philipp Tomsich	RISC-V: Optimize masking with two clear bits not a...	blob \| commitdiff \| raw \| diff to current
2022-11-17	Philipp Tomsich	RISC-V: bitmanip: add splitter to use bexti for "(a...	blob \| commitdiff \| raw \| diff to current
2022-11-16	Philipp Tomsich	RISC-V: Split "(a & (1UL << bitno)) ? 0 : 1" to bext...	blob \| commitdiff \| raw \| diff to current
2022-11-16	Philipp Tomsich	RISC-V: Split "(a & (1UL << bitno)) ? 0 : -1" to bext...	blob \| commitdiff \| raw \| diff to current
2022-11-14	Philipp Tomsich	riscv: bitmanip: add orc.b as an unspec	blob \| commitdiff \| raw \| diff to current
2022-11-13	Philipp Tomsich	RISC-V: optimize '(a >= 0) ? b : 0' to srai + andn...	blob \| commitdiff \| raw \| diff to current
2022-08-24	Andrew Pinski	[RISCV] Fix PR 106632 and PR 106588 a few constraints...	blob \| commitdiff \| raw \| diff to current
2022-08-24	Andrew Pinski	[RISCV] Add constraints for not_single_bit_mask_operand...	blob \| commitdiff \| raw \| diff to current
2022-08-24	Andrew Pinski	[RISCV] Use a constraint for bset<mode>_mask and bset...	blob \| commitdiff \| raw \| diff to current
2022-08-24	Andrew Pinski	[RISCV] Use constraints/predicates instead of checking...	blob \| commitdiff \| raw \| diff to current
2022-08-24	Andrew Pinski	[RISCV] Add %~ to print w if TARGET_64BIT and use it	blob \| commitdiff \| raw \| diff to current
2022-08-24	Andrew Pinski	[RISCV] Move iterators from bitmanip.md to iterators.md	blob \| commitdiff \| raw \| diff to current
2022-08-24	Andrew Pinski	Fix PR 106601: __builtin_bswap16 code gen could be...	blob \| commitdiff \| raw \| diff to current
2022-08-24	Andrew Pinski	Fix PR 106600: __builtin_bswap32 is not hooked up for...	blob \| commitdiff \| raw \| diff to current
2022-06-17	Kito Cheng	RISC-V: Supress warning for comparison of integer expre...	blob \| commitdiff \| raw \| diff to current
2022-06-14	Philipp Tomsich	RISC-V: Split slli+sh[123]add.uw opportunities to avoid...	blob \| commitdiff \| raw \| diff to current
2022-01-03	Jakub Jelinek	Update copyright years.	blob \| commitdiff \| raw \| diff to current
2021-10-25	Jim Wilson	RISC-V: Implement instruction patterns for ZBS extension.	blob \| commitdiff \| raw \| diff to current
2021-10-25	Jim Wilson	RISC-V: Implement instruction patterns for ZBB extension.	blob \| commitdiff \| raw \| diff to current
2021-10-25	Jim Wilson	RISC-V: Implement instruction patterns for ZBA extension.	blob \| commitdiff \| raw \| diff to current

Mirror of https://gcc.gnu.org/git/gcc.git

RSS Atom