]> git.ipfire.org Git - thirdparty/gcc.git/history - gcc/config/riscv/riscv-vector-switch.def
Update copyright years.
[thirdparty/gcc.git] / gcc / config / riscv / riscv-vector-switch.def
2024-01-03  Jakub JelinekUpdate copyright years.
2023-10-21  Pan LiRISC-V: Support partial VLS mode when preference fixed...
2023-09-06  Juzhe-ZhongRISC-V: Remove unreasonable TARGET_64BIT for VLS modes...
2023-07-27  Juzhe-ZhongRISC-V: Enable basic VLS modes support
2023-07-20  Juzhe-ZhongRISC-V: Refactor RVV machine modes
2023-07-05  yulongRISC-V:Add float16 tuple type support
2023-06-25  Pan LiRevert "RISC-V:Add float16 tuple type support"
2023-06-18  yulongRISC-V:Add float16 tuple type support
2023-06-01  Pan LiRISC-V: Introduce vfloat16m{f}*_t and their machine...
2023-05-03  Ju-Zhe ZhongRISC-V: Add tuple types support
2023-04-19  Juzhe-ZhongRISC-V: Support 128 bit vector chunk
2023-04-12  Ju-Zhe ZhongRISC-V: Fix supporting data type according to RVV ISA...
2023-01-16  Jakub JelinekUpdate copyright years.
2022-12-19  Ju-Zhe ZhongRISC-V: Fix RVV machine mode attribute configuration
2022-12-01  Ju-Zhe ZhongRISC-V: Add attributes for VSETVL PASS
2022-10-24  Ju-Zhe ZhongRISC-V: Remove unused TI/TF vector modes.
2022-09-28  Ju-Zhe ZhongRISC-V: Add ABI-defined RVV types.