git.ipfire.org Git - thirdparty/binutils-gdb.git/history

]> git.ipfire.org Git - thirdparty/binutils-gdb.git/history - include/opcode/riscv.h

projects / thirdparty / binutils-gdb.git / history

[thirdparty/binutils-gdb.git] / include / opcode / riscv.h

2023-08-02	Nick Clifton	2.41 Release sources binutils-2_41-release	blob \| commitdiff \| raw
2023-07-18	Jiawei	RISC-V: Supports Zcb extension.	blob \| commitdiff \| raw \| diff to current
2023-07-03	Christoph Müllner	RISC-V: Zvkh[a,b]: Remove individual instruction class	blob \| commitdiff \| raw \| diff to current
2023-07-01	Christoph Müllner	RISC-V: Add support for the Zvksh ISA extension	blob \| commitdiff \| raw
2023-07-01	Christoph Müllner	RISC-V: Add support for the Zvksed ISA extension	blob \| commitdiff \| raw \| diff to current
2023-07-01	Christoph Müllner	RISC-V: Add support for the Zvknh[a,b] ISA extensions	blob \| commitdiff \| raw \| diff to current
2023-07-01	Christoph Müllner	RISC-V: Add support for the Zvkned ISA extension	blob \| commitdiff \| raw \| diff to current
2023-07-01	Christoph Müllner	RISC-V: Add support for the Zvkg ISA extension	blob \| commitdiff \| raw \| diff to current
2023-07-01	Nathan Huckleberry	RISC-V: Add support for the Zvbc extension	blob \| commitdiff \| raw \| diff to current
2023-07-01	Christoph Müllner	RISC-V: Add support for the Zvbb ISA extension	blob \| commitdiff \| raw \| diff to current
2023-06-30	Christoph Müllner	RISC-V: Add support for the Zfa extension	blob \| commitdiff \| raw \| diff to current
2023-06-27	Philipp Tomsich	RISC-V: Support Zicond extension	blob \| commitdiff \| raw \| diff to current
2023-06-01	Jim Wilson	RISC-V: PR30449, Add lga assembler macro support.	blob \| commitdiff \| raw \| diff to current
2023-04-26	Philipp Tomsich	RISC-V: Support XVentanaCondOps extension	blob \| commitdiff \| raw \| diff to current
2023-01-01	Alan Modra	Update year range in copyright notice of binutils files	blob \| commitdiff \| raw \| diff to current
2022-11-17	Christoph Müllner	RISC-V: Add T-Head Int vendor extension	blob \| commitdiff \| raw \| diff to current
2022-11-17	Christoph Müllner	RISC-V: Add T-Head Fmv vendor extension	blob \| commitdiff \| raw \| diff to current
2022-10-14	Tsukasa OI	RISC-V: Move certain arrays to riscv-opc.c	blob \| commitdiff \| raw \| diff to current
2022-10-04	Tsukasa OI	RISC-V: Fix buffer overflow on print_insn_riscv	blob \| commitdiff \| raw \| diff to current
2022-10-04	Nelson Chu	RISC-V: Renamed INSN_CLASS for floating point in intege...	blob \| commitdiff \| raw \| diff to current
2022-10-04	Jan Beulich	RISC-V/gas: allow generating up to 176-bit instructions...	blob \| commitdiff \| raw \| diff to current
2022-09-23	Christoph Müllner	RISC-V: Add Zawrs ISA extension support	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head MemPair vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head MemIdx vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head FMemIdx vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head MAC vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head CondMov vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head Bitmanip vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add support for arbitrary immediate encoding...	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head SYNC vendor extension	blob \| commitdiff \| raw \| diff to current
2022-09-22	Christoph Müllner	RISC-V: Add T-Head CMO vendor extension	blob \| commitdiff \| raw \| diff to current
2022-08-30	Tsukasa OI	RISC-V: Add 'Zmmul' extension in assembler.	blob \| commitdiff \| raw \| diff to current
2022-07-07	Tsukasa OI	RISC-V: Added Zfhmin and Zhinxmin.	blob \| commitdiff \| raw \| diff to current
2022-06-22	Nelson Chu	RISC-V: Use single h extension to control hypervisor...	blob \| commitdiff \| raw \| diff to current
2022-05-30	jiawei	RISC-V: Add zhinx extension supports.	blob \| commitdiff \| raw \| diff to current
2022-05-17	Nelson Chu	RISC-V: Added half-precision floating-point v1.0 instru...	blob \| commitdiff \| raw \| diff to current
2022-03-18	Tsukasa OI	RISC-V: Cache management instructions	blob \| commitdiff \| raw \| diff to current
2022-03-18	Tsukasa OI	RISC-V: Prefetch hint instructions and operand set	blob \| commitdiff \| raw \| diff to current
2022-01-02	Alan Modra	Update year range in copyright notice of binutils files	blob \| commitdiff \| raw \| diff to current
2021-12-16	Nelson Chu	RISC-V: Support svinval extension with frozen version...	blob \| commitdiff \| raw \| diff to current
2021-11-30	Nelson Chu	RISC-V: The vtype immediate with more than the defined...	blob \| commitdiff \| raw \| diff to current
2021-11-18	jiawei	RISC-V: Add instructions and operand set for z[fdq]inx	blob \| commitdiff \| raw \| diff to current
2021-11-17	Nelson Chu	RISC-V: Support rvv extension with released version...	blob \| commitdiff \| raw \| diff to current
2021-11-16	jiawei	RISC-V: Scalar crypto instructions and operand set.	blob \| commitdiff \| raw \| diff to current
2021-10-07	Philipp Tomsich	RISC-V: Add support for Zbs instructions	blob \| commitdiff \| raw \| diff to current
2021-08-30	Nelson Chu	RISC-V: PR27916, Support mapping symbols.	blob \| commitdiff \| raw \| diff to current
2021-03-16	Kuan-Lin Chen	RISC-V : Support bitmanip-0.93 ZBA/ZBB/ZBC instructions	blob \| commitdiff \| raw \| diff to current
2021-02-19	Nelson Chu	RISC-V: PR27158, fixed UJ/SB types and added CSS/CL...	blob \| commitdiff \| raw \| diff to current
2021-02-18	Nelson Chu	RISC-V: Add bfd/cpu-riscv.h to support all spec version...	blob \| commitdiff \| raw \| diff to current
2021-02-05	Nelson Chu	RISC-V: PR27348, Remove the obsolete OP_*CUSTOM_IMM.	blob \| commitdiff \| raw \| diff to current
2021-02-04	Nelson Chu	RISC-V: Removed the v0.93 bitmanip ZBA/ZBB/ZBC instruct...	blob \| commitdiff \| raw \| diff to current
2021-01-15	Nelson Chu	RISC-V: Indent and GNU coding standards tidy, also...	blob \| commitdiff \| raw \| diff to current
2021-01-15	Nelson Chu	RISC-V: Comments tidy and improvement.	blob \| commitdiff \| raw \| diff to current
2021-01-07	Philipp Tomsich	RISC-V: Add pause hint instruction.	blob \| commitdiff \| raw \| diff to current
2021-01-07	Claire Xenia Wolf	RISC-V: Support riscv bitmanip frozen ZBA/ZBB/ZBC instr...	blob \| commitdiff \| raw \| diff to current
2021-01-01	Alan Modra	Update year range in copyright notice of binutils files	blob \| commitdiff \| raw \| diff to current
2020-12-10	Nelson Chu	RISC-V: Add sext.[bh] and zext.[bhw] pseudo instructions.	blob \| commitdiff \| raw \| diff to current
2020-12-10	Nelson Chu	RISC-V: Control fence.i and csr instructions by zifence...	blob \| commitdiff \| raw \| diff to current
2020-12-01	Nelson Chu	RISC-V: Support to add implicit extensions for G.	blob \| commitdiff \| raw \| diff to current
2020-12-01	Nelson Chu	RISC-V: Improve the version parsing for arch string.	blob \| commitdiff \| raw \| diff to current
2020-08-31	Alan Modra	PR26493 UBSAN: elfnn-riscv.c left shift of negative...	blob \| commitdiff \| raw \| diff to current
2020-06-30	Nelson Chu	RISC-V: Support debug and float CSR as the unprivileged...	blob \| commitdiff \| raw \| diff to current
2020-06-22	Nelson Chu	RISC-V: Report warning when linking the objects with...	blob \| commitdiff \| raw \| diff to current
2020-06-12	Nelson Chu	RISC-V: Drop the privileged spec v1.9 support.	blob \| commitdiff \| raw \| diff to current
2020-06-03	Nelson Chu	RISC-V: Fix the error when building RISC-V linux native...	blob \| commitdiff \| raw \| diff to current
2020-05-20	Nelson Chu	[PATCH v2 0/9] RISC-V: Support version controling for...	blob \| commitdiff \| raw \| diff to current
2020-01-01	Alan Modra	Update year range in copyright notice of binutils files	blob \| commitdiff \| raw \| diff to current
2019-09-18	Jim Wilson	RISC-V: Gate opcode tables by enum rather than string.	blob \| commitdiff \| raw \| diff to current
2019-01-01	Alan Modra	Update year range in copyright notice of binutils files	blob \| commitdiff \| raw \| diff to current
2018-12-06	Andrew Burgess	opcodes/riscv: Hide '.L0 ' fake symbols	blob \| commitdiff \| raw \| diff to current
2018-12-03	Jim Wilson	RISC-V: Accept version, supervisor ext and more than...	blob \| commitdiff \| raw \| diff to current
2018-11-27	Jim Wilson	RISC-V: Add .insn CA support.	blob \| commitdiff \| raw \| diff to current
2018-08-30	Jim Wilson	RISC-V: Allow instruction require more than one extension	blob \| commitdiff \| raw \| diff to current
2018-07-30	Jim Wilson	RISC-V: Set insn info fields correctly when disassembling.	blob \| commitdiff \| raw \| diff to current
2018-03-14	Jim Wilson	RISC-V: Add .insn support.	blob \| commitdiff \| raw \| diff to current
2018-01-03	Alan Modra	Update year range in copyright notice of binutils files	blob \| commitdiff \| raw \| diff to current
2017-10-24	Andrew Waterman	RISC-V: Only relax to C.LUI when imm != 0 and rd !...	blob \| commitdiff \| raw \| diff to current
2017-01-03	Kito Cheng	Add support for the Q extension to the RISCV ISA.	blob \| commitdiff \| raw \| diff to current
2017-01-02	Alan Modra	Update year range in copyright notice of all files.	blob \| commitdiff \| raw \| diff to current
2016-11-01	Nick Clifton	Add support for RISC-V architecture.	blob \| commitdiff \| raw \| diff to current

A mirror of the official binutils-gdb repository

RSS Atom