]> git.ipfire.org Git - people/ms/u-boot.git/blame - arch/arm/dts/tegra114-dalmore.dts
tegra: fdt: Ensure that the console UART is enabled
[people/ms/u-boot.git] / arch / arm / dts / tegra114-dalmore.dts
CommitLineData
8aff0095
TW
1/dts-v1/;
2
126685ad 3#include "tegra114.dtsi"
8aff0095
TW
4
5/ {
6 model = "NVIDIA Dalmore";
7 compatible = "nvidia,dalmore", "nvidia,tegra114";
8
c3691392
SG
9 chosen {
10 stdout-path = &uartd;
11 };
12
5647c034
TW
13 aliases {
14 i2c0 = "/i2c@7000d000";
15 i2c1 = "/i2c@7000c000";
16 i2c2 = "/i2c@7000c400";
17 i2c3 = "/i2c@7000c500";
18 i2c4 = "/i2c@7000c700";
67748a73
SW
19 mmc0 = "/sdhci@78000600";
20 mmc1 = "/sdhci@78000400";
5589bc27
SW
21 usb0 = "/usb@7d000000";
22 usb1 = "/usb@7d008000";
5647c034
TW
23 };
24
8aff0095
TW
25 memory {
26 device_type = "memory";
27 reg = <0x80000000 0x80000000>;
28 };
b77c3547
TW
29
30 i2c@7000c000 {
31 status = "okay";
32 clock-frequency = <100000>;
33 };
34
35 i2c@7000c400 {
36 status = "okay";
37 clock-frequency = <100000>;
38 };
39
40 i2c@7000c500 {
41 status = "okay";
42 clock-frequency = <100000>;
43 };
44
45 i2c@7000c700 {
46 status = "okay";
47 clock-frequency = <100000>;
48 };
49
50 i2c@7000d000 {
51 status = "okay";
52 clock-frequency = <400000>;
53 };
af77fdb2
AM
54
55 spi@7000da00 {
56 status = "okay";
57 spi-max-frequency = <25000000>;
58 };
e9cd2065
TW
59
60 sdhci@78000400 {
2b2b50bc 61 cd-gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_LOW>;
e9cd2065
TW
62 bus-width = <4>;
63 status = "okay";
64 };
65
66 sdhci@78000600 {
67 bus-width = <8>;
68 status = "okay";
9a06a1a3 69 non-removable;
e9cd2065 70 };
56867d88 71
5589bc27
SW
72 usb@7d000000 {
73 status = "okay";
74 dr_mode = "otg";
75 nvidia,vbus-gpio = <&gpio TEGRA_GPIO(N, 4) GPIO_ACTIVE_HIGH>;
76 };
77
56867d88 78 usb@7d008000 {
2b2b50bc 79 nvidia,vbus-gpio = <&gpio TEGRA_GPIO(K, 6) GPIO_ACTIVE_HIGH>;
56867d88
JL
80 status = "okay";
81 };
5c31e7ab
SW
82
83 clocks {
84 compatible = "simple-bus";
85 #address-cells = <1>;
86 #size-cells = <0>;
87
88 clk32k_in: clock@0 {
89 compatible = "fixed-clock";
90 reg=<0>;
91 #clock-cells = <0>;
92 clock-frequency = <32768>;
93 };
94 };
8aff0095 95};
f53dcc0e
SG
96
97&uartd {
98 status = "okay";
99};