[people/ms/u-boot.git] / board / gumstix / duovero / duovero.c

/*
 * (C) Copyright 2013
 * Gumstix Inc. <www.gumstix.com>
 * Maintainer: Ash Charles  <ash@gumstix.com>
 *
 * SPDX-License-Identifier:     GPL-2.0+
 */
#include <common.h>
#include <netdev.h>
#include <asm/arch/sys_proto.h>
#include <asm/arch/mmc_host_def.h>
#include <twl6030.h>
#include <asm/emif.h>
#include <asm/arch/clock.h>
#include <asm/arch/gpio.h>
#include <asm/gpio.h>

#include "duovero_mux_data.h"

#define WIFI_EN	43

#if defined(CONFIG_CMD_NET)
#define SMSC_NRESET	45
static void setup_net_chip(void);
#endif

#ifdef CONFIG_USB_EHCI
#include <usb.h>
#include <asm/arch/ehci.h>
#include <asm/ehci-omap.h>
#endif

DECLARE_GLOBAL_DATA_PTR;

const struct omap_sysinfo sysinfo = {
	"Board: duovero\n"
};

struct omap4_scrm_regs *const scrm = (struct omap4_scrm_regs *)0x4a30a000;

/**
 * @brief board_init
 *
 * @return 0
 */
int board_init(void)
{
	gpmc_init();

	gd->bd->bi_arch_number = MACH_TYPE_OMAP4_DUOVERO;
	gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;

	return 0;
}

/**
 * @brief misc_init_r - Configure board specific configurations
 * such as power configurations, ethernet initialization as phase2 of
 * boot sequence
 *
 * @return 0
 */
int misc_init_r(void)
{
	int ret = 0;
	u8 val;

	/* wifi setup: first enable 32Khz clock from 6030 pmic */
	val = 0xe1;
	ret = i2c_write(TWL6030_CHIP_PM, 0xbe, 1, &val, 1);
	if (ret)
		printf("Failed to enable 32Khz clock to wifi module\n");

	/* then setup WIFI_EN as an output pin and send reset pulse */
	if (!gpio_request(WIFI_EN, "")) {
		gpio_direction_output(WIFI_EN, 0);
		gpio_set_value(WIFI_EN, 1);
		udelay(1);
		gpio_set_value(WIFI_EN, 0);
		udelay(1);
		gpio_set_value(WIFI_EN, 1);
	}

#if defined(CONFIG_CMD_NET)
	setup_net_chip();
#endif
	return 0;
}

void set_muxconf_regs_essential(void)
{
	do_set_mux((*ctrl)->control_padconf_core_base,
		   core_padconf_array_essential,
		   sizeof(core_padconf_array_essential) /
		   sizeof(struct pad_conf_entry));

	do_set_mux((*ctrl)->control_padconf_wkup_base,
		   wkup_padconf_array_essential,
		   sizeof(wkup_padconf_array_essential) /
		   sizeof(struct pad_conf_entry));

	do_set_mux((*ctrl)->control_padconf_core_base,
		   core_padconf_array_non_essential,
		   sizeof(core_padconf_array_non_essential) /
		   sizeof(struct pad_conf_entry));

	do_set_mux((*ctrl)->control_padconf_wkup_base,
		   wkup_padconf_array_non_essential,
		   sizeof(wkup_padconf_array_non_essential) /
		   sizeof(struct pad_conf_entry));
}

#if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_GENERIC_MMC)
int board_mmc_init(bd_t *bis)
{
	return omap_mmc_init(0, 0, 0, -1, -1);
}

void board_mmc_power_init(void)
{
	twl6030_power_mmc_init(0);
}
#endif

#if defined(CONFIG_CMD_NET)

#define GPMC_SIZE_16M	0xF
#define GPMC_BASEADDR_MASK	0x3F
#define GPMC_CS_ENABLE		0x1

static void enable_gpmc_net_config(const u32 *gpmc_config, struct gpmc_cs *cs,
		u32 base, u32 size)
{
	writel(0, &cs->config7);
	sdelay(1000);
	/* Delay for settling */
	writel(gpmc_config[0], &cs->config1);
	writel(gpmc_config[1], &cs->config2);
	writel(gpmc_config[2], &cs->config3);
	writel(gpmc_config[3], &cs->config4);
	writel(gpmc_config[4], &cs->config5);
	writel(gpmc_config[5], &cs->config6);

	/*
	 * Enable the config.  size is the CS size and goes in
	 * bits 11:8.  We set bit 6 to enable this CS and the base
	 * address goes into bits 5:0.
	 */
	writel((size << 8) | (GPMC_CS_ENABLE << 6) |
				 ((base >> 24) & GPMC_BASEADDR_MASK),
				 &cs->config7);

	sdelay(2000);
}

/* GPMC CS configuration for an SMSC LAN9221 ethernet controller */
#define NET_LAN9221_GPMC_CONFIG1    0x2a001203
#define NET_LAN9221_GPMC_CONFIG2    0x000a0a02
#define NET_LAN9221_GPMC_CONFIG3    0x00020200
#define NET_LAN9221_GPMC_CONFIG4    0x0a030a03
#define NET_LAN9221_GPMC_CONFIG5    0x000a0a0a
#define NET_LAN9221_GPMC_CONFIG6    0x8a070707
#define NET_LAN9221_GPMC_CONFIG7    0x00000f6c

/* GPMC definitions for LAN9221 chips on expansion boards */
static const u32 gpmc_lan_config[] = {
	NET_LAN9221_GPMC_CONFIG1,
	NET_LAN9221_GPMC_CONFIG2,
	NET_LAN9221_GPMC_CONFIG3,
	NET_LAN9221_GPMC_CONFIG4,
	NET_LAN9221_GPMC_CONFIG5,
	NET_LAN9221_GPMC_CONFIG6,
	/*CONFIG7- computed as params */
};

/*
 * Routine: setup_net_chip
 * Description: Setting up the configuration GPMC registers specific to the
 *	      Ethernet hardware.
 */
static void setup_net_chip(void)
{
	enable_gpmc_net_config(gpmc_lan_config, &gpmc_cfg->cs[5], 0x2C000000,
			      GPMC_SIZE_16M);

	/* Make GPIO SMSC_NRESET as output pin and send reset pulse */
	if (!gpio_request(SMSC_NRESET, "")) {
		gpio_direction_output(SMSC_NRESET, 0);
		gpio_set_value(SMSC_NRESET, 1);
		udelay(1);
		gpio_set_value(SMSC_NRESET, 0);
		udelay(1);
		gpio_set_value(SMSC_NRESET, 1);
	}
}
#endif

int board_eth_init(bd_t *bis)
{
	int rc = 0;
#ifdef CONFIG_SMC911X
	rc = smc911x_initialize(0, CONFIG_SMC911X_BASE);
#endif
	return rc;
}

#ifdef CONFIG_USB_EHCI

static struct omap_usbhs_board_data usbhs_bdata = {
	.port_mode[0] = OMAP_EHCI_PORT_MODE_PHY,
	.port_mode[1] = OMAP_USBHS_PORT_MODE_UNUSED,
	.port_mode[2] = OMAP_USBHS_PORT_MODE_UNUSED,
};

int ehci_hcd_init(int index, enum usb_init_type init,
		struct ehci_hccr **hccr, struct ehci_hcor **hcor)
{
	int ret;
	unsigned int utmi_clk;
	u32 auxclk, altclksrc;

	/* Now we can enable our port clocks */
	utmi_clk = readl((void *)CM_L3INIT_HSUSBHOST_CLKCTRL);
	utmi_clk |= HSUSBHOST_CLKCTRL_CLKSEL_UTMI_P1_MASK;
	setbits_le32((void *)CM_L3INIT_HSUSBHOST_CLKCTRL, utmi_clk);

	auxclk = readl(&scrm->auxclk3);
	/* Select sys_clk */
	auxclk &= ~AUXCLK_SRCSELECT_MASK;
	auxclk |=  AUXCLK_SRCSELECT_SYS_CLK << AUXCLK_SRCSELECT_SHIFT;
	/* Set the divisor to 2 */
	auxclk &= ~AUXCLK_CLKDIV_MASK;
	auxclk |= AUXCLK_CLKDIV_2 << AUXCLK_CLKDIV_SHIFT;
	/* Request auxilary clock #3 */
	auxclk |= AUXCLK_ENABLE_MASK;
	writel(auxclk, &scrm->auxclk3);

	altclksrc = readl(&scrm->altclksrc);

	/* Activate alternate system clock supplier */
	altclksrc &= ~ALTCLKSRC_MODE_MASK;
	altclksrc |= ALTCLKSRC_MODE_ACTIVE;

	/* enable clocks */
	altclksrc |= ALTCLKSRC_ENABLE_INT_MASK | ALTCLKSRC_ENABLE_EXT_MASK;

	writel(altclksrc, &scrm->altclksrc);

	ret = omap_ehci_hcd_init(index, &usbhs_bdata, hccr, hcor);
	if (ret < 0)
		return ret;

	return 0;
}

int ehci_hcd_stop(int index)
{
	return omap_ehci_hcd_stop();
}
#endif

/*
 * get_board_rev() - get board revision
 */
u32 get_board_rev(void)
{
	return 0x20;
}
Commit	Line	Data
ffe16911 AC	1	/*
	2	* (C) Copyright 2013
	3	* Gumstix Inc. <www.gumstix.com>
	4	* Maintainer: Ash Charles <ash@gumstix.com>
	5	*
	6	* SPDX-License-Identifier: GPL-2.0+
	7	*/
	8	#include <common.h>
	9	#include <netdev.h>
	10	#include <asm/arch/sys_proto.h>
	11	#include <asm/arch/mmc_host_def.h>
	12	#include <twl6030.h>
	13	#include <asm/emif.h>
	14	#include <asm/arch/clock.h>
	15	#include <asm/arch/gpio.h>
	16	#include <asm/gpio.h>
	17
	18	#include "duovero_mux_data.h"
	19
	20	#define WIFI_EN 43
	21
	22	#if defined(CONFIG_CMD_NET)
	23	#define SMSC_NRESET 45
	24	static void setup_net_chip(void);
	25	#endif
	26
	27	#ifdef CONFIG_USB_EHCI
	28	#include <usb.h>
	29	#include <asm/arch/ehci.h>
	30	#include <asm/ehci-omap.h>
	31	#endif
	32
	33	DECLARE_GLOBAL_DATA_PTR;
	34
	35	const struct omap_sysinfo sysinfo = {
	36	"Board: duovero\n"
	37	};
	38
	39	struct omap4_scrm_regs const scrm = (struct omap4_scrm_regs )0x4a30a000;
	40
	41	/**
	42	* @brief board_init
	43	*
	44	* @return 0
	45	*/
	46	int board_init(void)
	47	{
	48	gpmc_init();
	49
	50	gd->bd->bi_arch_number = MACH_TYPE_OMAP4_DUOVERO;
	51	gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
	52
	53	return 0;
	54	}
	55
	56	/**
	57	* @brief misc_init_r - Configure board specific configurations
	58	* such as power configurations, ethernet initialization as phase2 of
	59	* boot sequence
	60	*
	61	* @return 0
	62	*/
	63	int misc_init_r(void)
	64	{
65	int ret = 0;
66	u8 val;
67
68	/* wifi setup: first enable 32Khz clock from 6030 pmic */
69	val = 0xe1;
70	ret = i2c_write(TWL6030_CHIP_PM, 0xbe, 1, &val, 1);
71	if (ret)
72	printf("Failed to enable 32Khz clock to wifi module\n");
73
74	/* then setup WIFI_EN as an output pin and send reset pulse */
75	if (!gpio_request(WIFI_EN, "")) {
76	gpio_direction_output(WIFI_EN, 0);
77	gpio_set_value(WIFI_EN, 1);
78	udelay(1);
79	gpio_set_value(WIFI_EN, 0);
80	udelay(1);
81	gpio_set_value(WIFI_EN, 1);
82	}
83
84	#if defined(CONFIG_CMD_NET)
85	setup_net_chip();
86	#endif
87	return 0;
88	}
89
90	void set_muxconf_regs_essential(void)
91	{
92	do_set_mux((*ctrl)->control_padconf_core_base,
93	core_padconf_array_essential,
94	sizeof(core_padconf_array_essential) /
95	sizeof(struct pad_conf_entry));
96
97	do_set_mux((*ctrl)->control_padconf_wkup_base,
98	wkup_padconf_array_essential,
99	sizeof(wkup_padconf_array_essential) /
100	sizeof(struct pad_conf_entry));
101
102	do_set_mux((*ctrl)->control_padconf_core_base,
103	core_padconf_array_non_essential,
104	sizeof(core_padconf_array_non_essential) /
105	sizeof(struct pad_conf_entry));
106
107	do_set_mux((*ctrl)->control_padconf_wkup_base,
108	wkup_padconf_array_non_essential,
109	sizeof(wkup_padconf_array_non_essential) /
110	sizeof(struct pad_conf_entry));
111	}
112
113	#if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_GENERIC_MMC)
114	int board_mmc_init(bd_t *bis)
115	{
116	return omap_mmc_init(0, 0, 0, -1, -1);
117	}
ffe16911	118
fbf1b08a PK	119	void board_mmc_power_init(void)
	120	{
	121	twl6030_power_mmc_init(0);
	122	}
	123	#endif
ffe16911 AC	124
	125	#if defined(CONFIG_CMD_NET)
	126
	127	#define GPMC_SIZE_16M 0xF
	128	#define GPMC_BASEADDR_MASK 0x3F
	129	#define GPMC_CS_ENABLE 0x1
	130
	131	static void enable_gpmc_net_config(const u32 gpmc_config, struct gpmc_cs cs,
	132	u32 base, u32 size)
	133	{
	134	writel(0, &cs->config7);
	135	sdelay(1000);
	136	/* Delay for settling */
	137	writel(gpmc_config[0], &cs->config1);
	138	writel(gpmc_config[1], &cs->config2);
	139	writel(gpmc_config[2], &cs->config3);
	140	writel(gpmc_config[3], &cs->config4);
	141	writel(gpmc_config[4], &cs->config5);
	142	writel(gpmc_config[5], &cs->config6);
	143
	144	/*
	145	* Enable the config. size is the CS size and goes in
	146	* bits 11:8. We set bit 6 to enable this CS and the base
	147	* address goes into bits 5:0.
	148	*/
	149	writel((size << 8) \| (GPMC_CS_ENABLE << 6) \|
	150	((base >> 24) & GPMC_BASEADDR_MASK),
	151	&cs->config7);
	152
	153	sdelay(2000);
	154	}
	155
	156	/* GPMC CS configuration for an SMSC LAN9221 ethernet controller */
	157	#define NET_LAN9221_GPMC_CONFIG1 0x2a001203
	158	#define NET_LAN9221_GPMC_CONFIG2 0x000a0a02
	159	#define NET_LAN9221_GPMC_CONFIG3 0x00020200
	160	#define NET_LAN9221_GPMC_CONFIG4 0x0a030a03
	161	#define NET_LAN9221_GPMC_CONFIG5 0x000a0a0a
	162	#define NET_LAN9221_GPMC_CONFIG6 0x8a070707
	163	#define NET_LAN9221_GPMC_CONFIG7 0x00000f6c
	164
	165	/* GPMC definitions for LAN9221 chips on expansion boards */
	166	static const u32 gpmc_lan_config[] = {
	167	NET_LAN9221_GPMC_CONFIG1,
	168	NET_LAN9221_GPMC_CONFIG2,
	169	NET_LAN9221_GPMC_CONFIG3,
	170	NET_LAN9221_GPMC_CONFIG4,
	171	NET_LAN9221_GPMC_CONFIG5,
	172	NET_LAN9221_GPMC_CONFIG6,
	173	/CONFIG7- computed as params /
	174	};
	175
	176	/*
	177	* Routine: setup_net_chip
	178	* Description: Setting up the configuration GPMC registers specific to the
	179	* Ethernet hardware.
	180	*/
	181	static void setup_net_chip(void)
	182	{
	183	enable_gpmc_net_config(gpmc_lan_config, &gpmc_cfg->cs[5], 0x2C000000,
	184	GPMC_SIZE_16M);
	185
	186	/* Make GPIO SMSC_NRESET as output pin and send reset pulse */
	187	if (!gpio_request(SMSC_NRESET, "")) {
188	gpio_direction_output(SMSC_NRESET, 0);
189	gpio_set_value(SMSC_NRESET, 1);
190	udelay(1);
191	gpio_set_value(SMSC_NRESET, 0);
192	udelay(1);
193	gpio_set_value(SMSC_NRESET, 1);
194	}
195	}
196	#endif
197
198	int board_eth_init(bd_t *bis)
199	{
200	int rc = 0;
201	#ifdef CONFIG_SMC911X
202	rc = smc911x_initialize(0, CONFIG_SMC911X_BASE);
203	#endif
204	return rc;
205	}
206
207	#ifdef CONFIG_USB_EHCI
208
209	static struct omap_usbhs_board_data usbhs_bdata = {
210	.port_mode[0] = OMAP_EHCI_PORT_MODE_PHY,
211	.port_mode[1] = OMAP_USBHS_PORT_MODE_UNUSED,
212	.port_mode[2] = OMAP_USBHS_PORT_MODE_UNUSED,
213	};
214
215	int ehci_hcd_init(int index, enum usb_init_type init,
216	struct ehci_hccr hccr, struct ehci_hcor hcor)
217	{
218	int ret;
219	unsigned int utmi_clk;
220	u32 auxclk, altclksrc;
221
222	/* Now we can enable our port clocks */
223	utmi_clk = readl((void *)CM_L3INIT_HSUSBHOST_CLKCTRL);
224	utmi_clk \|= HSUSBHOST_CLKCTRL_CLKSEL_UTMI_P1_MASK;
225	setbits_le32((void *)CM_L3INIT_HSUSBHOST_CLKCTRL, utmi_clk);
226
227	auxclk = readl(&scrm->auxclk3);
228	/* Select sys_clk */
229	auxclk &= ~AUXCLK_SRCSELECT_MASK;
230	auxclk \|= AUXCLK_SRCSELECT_SYS_CLK << AUXCLK_SRCSELECT_SHIFT;
231	/* Set the divisor to 2 */
232	auxclk &= ~AUXCLK_CLKDIV_MASK;
233	auxclk \|= AUXCLK_CLKDIV_2 << AUXCLK_CLKDIV_SHIFT;
234	/* Request auxilary clock #3 */
235	auxclk \|= AUXCLK_ENABLE_MASK;
236	writel(auxclk, &scrm->auxclk3);
237
238	altclksrc = readl(&scrm->altclksrc);
239
240	/* Activate alternate system clock supplier */
241	altclksrc &= ~ALTCLKSRC_MODE_MASK;
242	altclksrc \|= ALTCLKSRC_MODE_ACTIVE;
243
244	/* enable clocks */
245	altclksrc \|= ALTCLKSRC_ENABLE_INT_MASK \| ALTCLKSRC_ENABLE_EXT_MASK;
246
247	writel(altclksrc, &scrm->altclksrc);
248
249	ret = omap_ehci_hcd_init(index, &usbhs_bdata, hccr, hcor);
250	if (ret < 0)
251	return ret;
252
253	return 0;
254	}
255
256	int ehci_hcd_stop(int index)
257	{
258	return omap_ehci_hcd_stop();
259	}
260	#endif
261
262	/*
263	* get_board_rev() - get board revision
264	*/
265	u32 get_board_rev(void)
266	{
267	return 0x20;
268	}