]> git.ipfire.org Git - people/ms/u-boot.git/blame - cpu/arm925t/interrupts.c
rename CFG_ macros to CONFIG_SYS
[people/ms/u-boot.git] / cpu / arm925t / interrupts.c
CommitLineData
2e5983d2
WD
1/*
2 * (C) Copyright 2003
3 * Texas Instruments, <www.ti.com>
4 *
5 * (C) Copyright 2002
6 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
7 * Marius Groeger <mgroeger@sysgo.de>
8 *
9 * (C) Copyright 2002
10 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
11 * Alex Zuepke <azu@sysgo.de>
12 *
13 * (C) Copyright 2002
14 * Gary Jennejohn, DENX Software Engineering, <gj@denx.de>
15 *
16 * See file CREDITS for list of people who contributed to this
17 * project.
18 *
19 * This program is free software; you can redistribute it and/or
20 * modify it under the terms of the GNU General Public License as
21 * published by the Free Software Foundation; either version 2 of
22 * the License, or (at your option) any later version.
23 *
24 * This program is distributed in the hope that it will be useful,
25 * but WITHOUT ANY WARRANTY; without even the implied warranty of
232c150a 26 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
2e5983d2
WD
27 * GNU General Public License for more details.
28 *
29 * You should have received a copy of the GNU General Public License
30 * along with this program; if not, write to the Free Software
31 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
32 * MA 02111-1307 USA
33 */
34
35#include <common.h>
36#include <arm925t.h>
37#include <configs/omap1510.h>
38
2e5983d2
WD
39#define TIMER_LOAD_VAL 0xffffffff
40
41/* macro to read the 32 bit timer */
6d0f6bcf 42#define READ_TIMER (*(volatile ulong *)(CONFIG_SYS_TIMERBASE+8))
2e5983d2 43
2e5983d2
WD
44static ulong timestamp;
45static ulong lastdec;
46
47/* nothing really to do with interrupts, just starts up a counter. */
48int interrupt_init (void)
49{
50 int32_t val;
51
a3ad8e26 52 /* Start the decrementer ticking down from 0xffffffff */
6d0f6bcf
JCPV
53 *((int32_t *) (CONFIG_SYS_TIMERBASE + LOAD_TIM)) = TIMER_LOAD_VAL;
54 val = MPUTIM_ST | MPUTIM_AR | MPUTIM_CLOCK_ENABLE | (CONFIG_SYS_PVT << MPUTIM_PTV_BIT);
55 *((int32_t *) (CONFIG_SYS_TIMERBASE + CNTL_TIMER)) = val;
a3ad8e26
WD
56
57 /* init the timestamp and lastdec value */
58 reset_timer_masked();
59
2e5983d2
WD
60 return (0);
61}
62
63/*
64 * timer without interrupts
65 */
66
67void reset_timer (void)
68{
69 reset_timer_masked ();
70}
71
72ulong get_timer (ulong base)
73{
74 return get_timer_masked () - base;
75}
76
77void set_timer (ulong t)
78{
79 timestamp = t;
80}
81
0b8fa03b 82/* delay x useconds AND preserve advance timestamp value */
2e5983d2
WD
83void udelay (unsigned long usec)
84{
a3ad8e26
WD
85 ulong tmo, tmp;
86
232c150a
WD
87 if(usec >= 1000){ /* if "big" number, spread normalization to seconds */
88 tmo = usec / 1000; /* start to normalize for usec to ticks per sec */
6d0f6bcf 89 tmo *= CONFIG_SYS_HZ; /* find number of "ticks" to wait to achieve target */
232c150a
WD
90 tmo /= 1000; /* finish normalize. */
91 }else{ /* else small number, don't kill it prior to HZ multiply */
6d0f6bcf 92 tmo = usec * CONFIG_SYS_HZ;
a3ad8e26
WD
93 tmo /= (1000*1000);
94 }
2e5983d2 95
a3ad8e26 96 tmp = get_timer (0); /* get current timestamp */
232c150a 97 if( (tmo + tmp + 1) < tmp ) /* if setting this fordward will roll time stamp */
a3ad8e26
WD
98 reset_timer_masked (); /* reset "advancing" timestamp to 0, set lastdec value */
99 else
100 tmo += tmp; /* else, set advancing stamp wake up time */
2e5983d2 101
0b8fa03b 102 while (get_timer_masked () < tmo) /* loop till event */
2e5983d2 103 /*NOP*/;
2e5983d2
WD
104}
105
106void reset_timer_masked (void)
107{
108 /* reset time */
a3ad8e26 109 lastdec = READ_TIMER; /* capure current decrementer value time */
232c150a 110 timestamp = 0; /* start "advancing" time stamp from 0 */
2e5983d2
WD
111}
112
113ulong get_timer_masked (void)
114{
a3ad8e26 115 ulong now = READ_TIMER; /* current tick value */
2e5983d2 116
a3ad8e26 117 if (lastdec >= now) { /* normal mode (non roll) */
2e5983d2 118 /* normal mode */
a3ad8e26
WD
119 timestamp += lastdec - now; /* move stamp fordward with absoulte diff ticks */
120 } else { /* we have overflow of the count down timer */
121 /* nts = ts + ld + (TLV - now)
122 * ts=old stamp, ld=time that passed before passing through -1
123 * (TLV-now) amount of time after passing though -1
124 * nts = new "advancing time stamp"...it could also roll and cause problems.
125 */
2e5983d2
WD
126 timestamp += lastdec + TIMER_LOAD_VAL - now;
127 }
128 lastdec = now;
129
130 return timestamp;
131}
132
a3ad8e26 133/* waits specified delay value and resets timestamp */
2e5983d2
WD
134void udelay_masked (unsigned long usec)
135{
136#ifdef CONFIG_INNOVATOROMAP1510
137 #define LOOPS_PER_MSEC 60 /* tuned on omap1510 */
138 volatile int i, time_remaining = LOOPS_PER_MSEC*usec;
139 for (i=time_remaining; i>0; i--) { }
140#else
141
232c150a 142 ulong tmo;
101e8dfa
WD
143 ulong endtime;
144 signed long diff;
2e5983d2 145
101e8dfa 146 if (usec >= 1000) { /* if "big" number, spread normalization to seconds */
232c150a 147 tmo = usec / 1000; /* start to normalize for usec to ticks per sec */
6d0f6bcf 148 tmo *= CONFIG_SYS_HZ; /* find number of "ticks" to wait to achieve target */
232c150a 149 tmo /= 1000; /* finish normalize. */
101e8dfa 150 } else { /* else small number, don't kill it prior to HZ multiply */
6d0f6bcf 151 tmo = usec * CONFIG_SYS_HZ;
a3ad8e26
WD
152 tmo /= (1000*1000);
153 }
2e5983d2 154
101e8dfa 155 endtime = get_timer_masked () + tmo;
2e5983d2 156
101e8dfa
WD
157 do {
158 ulong now = get_timer_masked ();
159 diff = endtime - now;
160 } while (diff >= 0);
2e5983d2
WD
161#endif
162}
163
164/*
165 * This function is derived from PowerPC code (read timebase as long long).
166 * On ARM it just returns the timer value.
167 */
168unsigned long long get_ticks(void)
169{
170 return get_timer(0);
171}
172
173/*
174 * This function is derived from PowerPC code (timebase clock frequency).
175 * On ARM it returns the number of timer ticks per second.
176 */
177ulong get_tbclk (void)
a3ad8e26 178{
2e5983d2
WD
179 ulong tbclk;
180
6d0f6bcf 181 tbclk = CONFIG_SYS_HZ;
2e5983d2
WD
182 return tbclk;
183}