]> git.ipfire.org Git - people/ms/u-boot.git/blame - cpu/mpc5xxx/speed.c
rename CFG_ macros to CONFIG_SYS
[people/ms/u-boot.git] / cpu / mpc5xxx / speed.c
CommitLineData
945af8d7
WD
1/*
2 * (C) Copyright 2000-2002
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <mpc5xxx.h>
26#include <asm/processor.h>
27
d87080b7
WD
28DECLARE_GLOBAL_DATA_PTR;
29
945af8d7
WD
30/* ------------------------------------------------------------------------- */
31
32/* Bus-to-Core Multipliers */
33
34static int bus2core[] = {
7cb22f97
WD
35 3, 2, 2, 2, 4, 4, 5, 9,
36 6, 11, 8, 10, 3, 12, 7, 0,
37 6, 5, 13, 2, 14, 4, 15, 9,
38 0, 11, 8, 10, 16, 12, 7, 0
945af8d7
WD
39};
40/* ------------------------------------------------------------------------- */
41
42/*
43 *
44 */
45
46int get_clocks (void)
47{
945af8d7
WD
48 ulong val, vco;
49
6d0f6bcf
JCPV
50#if !defined(CONFIG_SYS_MPC5XXX_CLKIN)
51#error clock measuring not implemented yet - define CONFIG_SYS_MPC5XXX_CLKIN
945af8d7
WD
52#endif
53
54 val = *(vu_long *)MPC5XXX_CDM_PORCFG;
55 if (val & (1 << 6)) {
6d0f6bcf 56 vco = CONFIG_SYS_MPC5XXX_CLKIN * 12;
945af8d7 57 } else {
6d0f6bcf 58 vco = CONFIG_SYS_MPC5XXX_CLKIN * 16;
945af8d7
WD
59 }
60 if (val & (1 << 5)) {
61 gd->bus_clk = vco / 8;
62 } else {
63 gd->bus_clk = vco / 4;
64 }
7cb22f97 65 gd->cpu_clk = gd->bus_clk * bus2core[val & 0x1f] / 2;
945af8d7
WD
66
67 val = *(vu_long *)MPC5XXX_CDM_CFG;
68 if (val & (1 << 8)) {
69 gd->ipb_clk = gd->bus_clk / 2;
70 } else {
71 gd->ipb_clk = gd->bus_clk;
72 }
73 switch (val & 3) {
74 case 0: gd->pci_clk = gd->ipb_clk; break;
75 case 1: gd->pci_clk = gd->ipb_clk / 2; break;
76 default: gd->pci_clk = gd->bus_clk / 4; break;
77 }
78
79 return (0);
80}
81
82int prt_mpc5xxx_clks (void)
83{
945af8d7
WD
84 printf(" Bus %ld MHz, IPB %ld MHz, PCI %ld MHz\n",
85 gd->bus_clk / 1000000, gd->ipb_clk / 1000000,
86 gd->pci_clk / 1000000);
87
88 return (0);
89}
90
91/* ------------------------------------------------------------------------- */