]>
Commit | Line | Data |
---|---|---|
53193a4f CL |
1 | /* |
2 | * Copyright (C) 2010-2017 CS Systemes d'Information | |
3 | * Christophe Leroy <christophe.leroy@c-s.fr> | |
4 | * | |
5 | * SPDX-License-Identifier: GPL-2.0+ | |
6 | */ | |
7 | ||
8 | #ifndef __CONFIG_H | |
9 | #define __CONFIG_H | |
10 | ||
11 | /* High Level Configuration Options */ | |
12 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */ | |
13 | #define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */ | |
14 | ||
15 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
16 | "sdram_type=SDRAM\0" \ | |
17 | "flash_type=AM29LV160DB\0" \ | |
18 | "loadaddr=0x400000\0" \ | |
19 | "filename=uImage.lzma\0" \ | |
20 | "nfsroot=/opt/ofs\0" \ | |
21 | "dhcp_ip=ip=:::::eth0:dhcp\0" \ | |
22 | "console_args=console=ttyCPM0,115200N8\0" \ | |
23 | "flashboot=setenv bootargs " \ | |
24 | "${console_args} " \ | |
25 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:" \ | |
26 | "mcr3k:eth0:off;" \ | |
27 | "${ofl_args}; " \ | |
28 | "bootm 0x04060000 - 0x04050000\0" \ | |
29 | "tftpboot=setenv bootargs " \ | |
30 | "${console_args} " \ | |
31 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:" \ | |
32 | "mcr3k:eth0:off " \ | |
33 | "${ofl_args}; " \ | |
34 | "tftp ${loadaddr} ${filename};" \ | |
35 | "tftp 0xf00000 mcr3000.dtb;" \ | |
36 | "bootm ${loadaddr} - 0xf00000\0" \ | |
37 | "netboot=dhcp ${loadaddr} ${filename};" \ | |
38 | "tftp 0xf00000 mcr3000.dtb;" \ | |
39 | "setenv bootargs " \ | |
40 | "root=/dev/nfs rw " \ | |
41 | "${console_args} " \ | |
42 | "${dhcp_ip};" \ | |
43 | "bootm ${loadaddr} - 0xf00000\0" \ | |
44 | "nfsboot=setenv bootargs " \ | |
45 | "root=/dev/nfs rw nfsroot=${serverip}:${nfsroot} " \ | |
46 | "${console_args} " \ | |
47 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:" \ | |
48 | "mcr3k:eth0:off;" \ | |
49 | "bootm 0x04060000 - 0x04050000\0" \ | |
50 | "dhcpboot=dhcp ${loadaddr} ${filename};" \ | |
51 | "tftp 0xf00000 mcr3000.dtb;" \ | |
52 | "setenv bootargs " \ | |
53 | "${console_args} " \ | |
54 | "${dhcp_ip} " \ | |
55 | "${ofl_args}; " \ | |
56 | "bootm ${loadaddr} - 0xf00000\0" | |
57 | ||
58 | #define CONFIG_BOOTDELAY 5 | |
59 | ||
60 | #define CONFIG_IPADDR 192.168.0.3 | |
61 | #define CONFIG_SERVERIP 192.168.0.1 | |
62 | #define CONFIG_NETMASK 255.0.0.0 | |
63 | ||
64 | #define CONFIG_BOOTCOMMAND "run flashboot" | |
53193a4f CL |
65 | |
66 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
67 | #undef CONFIG_LOADS_BAUD_CHANGE /* don't allow baudrate change */ | |
68 | ||
69 | #define CONFIG_WATCHDOG 1 /* watchdog enabled */ | |
70 | ||
71 | /* Miscellaneous configurable options */ | |
72 | #define CONFIG_SYS_LONGHELP | |
53193a4f CL |
73 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE |
74 | ||
75 | #define CONFIG_CMDLINE_EDITING 1 | |
76 | #ifdef CONFIG_HUSH_PARSER | |
77 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "S3K> " | |
78 | #endif | |
79 | ||
80 | #define CONFIG_SYS_MEMTEST_START 0x00002000 | |
81 | #define CONFIG_SYS_MEMTEST_END 0x00800000 | |
82 | ||
83 | #define CONFIG_SYS_LOAD_ADDR 0x200000 | |
84 | ||
85 | #define CONFIG_SYS_HZ 1000 | |
86 | ||
87 | /* Definitions for initial stack pointer and data area (in DPRAM) */ | |
88 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR | |
89 | #define CONFIG_SYS_INIT_RAM_SIZE 0x2f00 | |
90 | #define CONFIG_SYS_GBL_DATA_SIZE 64 | |
91 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \ | |
92 | CONFIG_SYS_GBL_DATA_SIZE) | |
93 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
94 | ||
95 | /* RAM configuration (note that CONFIG_SYS_SDRAM_BASE must be zero) */ | |
96 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 | |
97 | #define SDRAM_MAX_SIZE (32 * 1024 * 1024) | |
98 | ||
99 | /* FLASH organization */ | |
100 | #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_TEXT_BASE | |
101 | #define CONFIG_SYS_FLASH_CFI 1 | |
102 | #define CONFIG_FLASH_CFI_DRIVER 1 | |
103 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
104 | #define CONFIG_SYS_MAX_FLASH_SECT 35 | |
105 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 | |
106 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 | |
107 | ||
108 | /* | |
109 | * For booting Linux, the board info and command line data | |
110 | * have to be in the first 8 MB of memory, since this is | |
111 | * the maximum mapped by the Linux kernel during initialization. | |
112 | */ | |
113 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) | |
114 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) | |
115 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE | |
116 | #define CONFIG_SYS_MALLOC_LEN (4096 << 10) | |
117 | ||
118 | /* Environment Configuration */ | |
119 | ||
120 | /* environment is in FLASH */ | |
53193a4f CL |
121 | #define CONFIG_ENV_SECT_SIZE (64 * 1024) |
122 | #define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE | |
123 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN) | |
124 | #define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE) | |
125 | #define CONFIG_ENV_OVERWRITE 1 | |
126 | ||
127 | /* Cache Configuration */ | |
128 | #define CONFIG_SYS_CACHELINE_SIZE 16 | |
129 | ||
130 | /* Ethernet configuration part */ | |
131 | #define CONFIG_SYS_DISCOVER_PHY 1 | |
132 | #ifdef CONFIG_MPC8XX_FEC | |
133 | #define CONFIG_MII_INIT 1 | |
134 | #endif | |
135 | ||
136 | /* NAND configuration part */ | |
137 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
138 | #define CONFIG_SYS_NAND_MAX_CHIPS 1 | |
139 | #define CONFIG_SYS_NAND_BASE 0x0C000000 | |
140 | ||
141 | /* Internal Definitions */ | |
142 | ||
143 | /* Boot Flags*/ | |
144 | #define BOOTFLAG_COLD 0x01 | |
145 | #define BOOTFLAG_WARM 0x02 | |
146 | ||
53193a4f | 147 | #endif /* __CONFIG_H */ |