]>
Commit | Line | Data |
---|---|---|
22ee6473 SG |
1 | /* |
2 | * (C) Copyright 2007-2008 | |
c9e798d3 | 3 | * Stelian Pop <stelian@popies.net> |
22ee6473 SG |
4 | * Lead Tech Design <www.leadtechdesign.com> |
5 | * | |
6 | * Configuation settings for the AT91SAM9M10G45EK board(and AT91SAM9G45EKES). | |
7 | * | |
1a459660 | 8 | * SPDX-License-Identifier: GPL-2.0+ |
22ee6473 SG |
9 | */ |
10 | ||
11 | #ifndef __CONFIG_H | |
12 | #define __CONFIG_H | |
13 | ||
5cfeec51 TP |
14 | #include <asm/hardware.h> |
15 | ||
77461a65 BS |
16 | #define CONFIG_SYS_TEXT_BASE 0x73f00000 |
17 | ||
5cfeec51 | 18 | #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */ |
425de62d | 19 | |
22ee6473 | 20 | /* ARM asynchronous clock */ |
5cfeec51 TP |
21 | #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 |
22 | #define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* from 12 MHz crystal */ | |
5cfeec51 TP |
23 | |
24 | #define CONFIG_AT91SAM9M10G45EK | |
22ee6473 | 25 | |
5cfeec51 TP |
26 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ |
27 | #define CONFIG_SETUP_MEMORY_TAGS | |
28 | #define CONFIG_INITRD_TAG | |
22ee6473 | 29 | #define CONFIG_SKIP_LOWLEVEL_INIT |
5cfeec51 | 30 | #define CONFIG_BOARD_EARLY_INIT_F |
5cfeec51 TP |
31 | |
32 | /* general purpose I/O */ | |
33 | #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */ | |
34 | #define CONFIG_AT91_GPIO | |
35 | #define CONFIG_AT91_GPIO_PULLUP 1 /* keep pullups on peripheral pins */ | |
36 | ||
37 | /* serial console */ | |
38 | #define CONFIG_ATMEL_USART | |
39 | #define CONFIG_USART_BASE ATMEL_BASE_DBGU | |
40 | #define CONFIG_USART_ID ATMEL_ID_SYS | |
41 | ||
22ee6473 | 42 | /* LCD */ |
5cfeec51 | 43 | #define CONFIG_LCD |
22ee6473 | 44 | #define LCD_BPP LCD_COLOR8 |
5cfeec51 | 45 | #define CONFIG_LCD_LOGO |
22ee6473 | 46 | #undef LCD_TEST_PATTERN |
5cfeec51 TP |
47 | #define CONFIG_LCD_INFO |
48 | #define CONFIG_LCD_INFO_BELOW_LOGO | |
49 | #define CONFIG_SYS_WHITE_ON_BLACK | |
50 | #define CONFIG_ATMEL_LCD | |
51 | #define CONFIG_ATMEL_LCD_RGB565 | |
52 | #define CONFIG_SYS_CONSOLE_IS_IN_ENV | |
22ee6473 SG |
53 | /* board specific(not enough SRAM) */ |
54 | #define CONFIG_AT91SAM9G45_LCD_BASE 0x73E00000 | |
55 | ||
56 | /* LED */ | |
57 | #define CONFIG_AT91_LED | |
58 | #define CONFIG_RED_LED AT91_PIN_PD31 /* this is the user1 led */ | |
59 | #define CONFIG_GREEN_LED AT91_PIN_PD0 /* this is the user2 led */ | |
60 | ||
22ee6473 SG |
61 | |
62 | /* | |
63 | * BOOTP options | |
64 | */ | |
5cfeec51 TP |
65 | #define CONFIG_BOOTP_BOOTFILESIZE |
66 | #define CONFIG_BOOTP_BOOTPATH | |
67 | #define CONFIG_BOOTP_GATEWAY | |
68 | #define CONFIG_BOOTP_HOSTNAME | |
22ee6473 SG |
69 | |
70 | /* | |
71 | * Command line configuration. | |
72 | */ | |
782358fb BS |
73 | |
74 | /* No NOR flash */ | |
75 | #define CONFIG_SYS_NO_FLASH | |
5cfeec51 | 76 | #define CONFIG_CMD_NAND |
22ee6473 SG |
77 | |
78 | /* SDRAM */ | |
79 | #define CONFIG_NR_DRAM_BANKS 1 | |
5cfeec51 TP |
80 | #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS6 |
81 | #define CONFIG_SYS_SDRAM_SIZE 0x08000000 | |
22ee6473 | 82 | |
5cfeec51 TP |
83 | #define CONFIG_SYS_INIT_SP_ADDR \ |
84 | (CONFIG_SYS_SDRAM_BASE + 4 * 1024 - GENERATED_GBL_DATA_SIZE) | |
85 | ||
22ee6473 SG |
86 | /* NAND flash */ |
87 | #ifdef CONFIG_CMD_NAND | |
22ee6473 SG |
88 | #define CONFIG_NAND_ATMEL |
89 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
5cfeec51 TP |
90 | #define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3 |
91 | #define CONFIG_SYS_NAND_DBW_8 | |
22ee6473 SG |
92 | /* our ALE is AD21 */ |
93 | #define CONFIG_SYS_NAND_MASK_ALE (1 << 21) | |
94 | /* our CLE is AD22 */ | |
95 | #define CONFIG_SYS_NAND_MASK_CLE (1 << 22) | |
96 | #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 | |
97 | #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC8 | |
2eb99ca8 | 98 | |
22ee6473 SG |
99 | #endif |
100 | ||
cf874c19 | 101 | /* MMC */ |
cf874c19 WJ |
102 | |
103 | #ifdef CONFIG_CMD_MMC | |
104 | #define CONFIG_MMC | |
105 | #define CONFIG_GENERIC_MMC | |
106 | #define CONFIG_GENERIC_ATMEL_MCI | |
107 | #endif | |
108 | ||
109 | #if defined(CONFIG_CMD_USB) || defined(CONFIG_CMD_MMC) | |
cf874c19 WJ |
110 | #define CONFIG_DOS_PARTITION |
111 | #endif | |
112 | ||
22ee6473 | 113 | /* Ethernet */ |
5cfeec51 TP |
114 | #define CONFIG_MACB |
115 | #define CONFIG_RMII | |
22ee6473 | 116 | #define CONFIG_NET_RETRY_COUNT 20 |
5cfeec51 | 117 | #define CONFIG_RESET_PHY_R |
4535a24c | 118 | #define CONFIG_AT91_WANTS_COMMON_PHY |
22ee6473 SG |
119 | |
120 | /* USB */ | |
e1edd065 BS |
121 | #define CONFIG_USB_EHCI |
122 | #define CONFIG_USB_EHCI_ATMEL | |
123 | #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 2 | |
22ee6473 | 124 | |
5cfeec51 | 125 | #define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */ |
22ee6473 | 126 | |
5cfeec51 TP |
127 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE |
128 | #define CONFIG_SYS_MEMTEST_END 0x23e00000 | |
22ee6473 | 129 | |
9637a1bb | 130 | #ifdef CONFIG_SYS_USE_NANDFLASH |
5cfeec51 TP |
131 | /* bootstrap + u-boot + env in nandflash */ |
132 | #define CONFIG_ENV_IS_IN_NAND | |
0c58cfa9 BS |
133 | #define CONFIG_ENV_OFFSET 0xc0000 |
134 | #define CONFIG_ENV_OFFSET_REDUND 0x100000 | |
5cfeec51 TP |
135 | #define CONFIG_ENV_SIZE 0x20000 |
136 | ||
0c58cfa9 BS |
137 | #define CONFIG_BOOTCOMMAND \ |
138 | "nand read 0x70000000 0x200000 0x300000;" \ | |
5cfeec51 TP |
139 | "bootm 0x70000000" |
140 | #define CONFIG_BOOTARGS \ | |
141 | "console=ttyS0,115200 earlyprintk " \ | |
0c58cfa9 BS |
142 | "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \ |
143 | "256k(env),256k(env_redundant),256k(spare)," \ | |
144 | "512k(dtb),6M(kernel)ro,-(rootfs) " \ | |
145 | "root=/dev/mtdblock7 rw rootfstype=jffs2" | |
9637a1bb WJ |
146 | #elif CONFIG_SYS_USE_MMC |
147 | /* bootstrap + u-boot + env + linux in mmc */ | |
148 | #define FAT_ENV_INTERFACE "mmc" | |
be354c1a WJ |
149 | /* |
150 | * We don't specify the part number, if device 0 has partition table, it means | |
151 | * the first partition; it no partition table, then take whole device as a | |
152 | * FAT file system. | |
153 | */ | |
154 | #define FAT_ENV_DEVICE_AND_PART "0" | |
9637a1bb WJ |
155 | #define FAT_ENV_FILE "uboot.env" |
156 | #define CONFIG_ENV_IS_IN_FAT | |
157 | #define CONFIG_FAT_WRITE | |
158 | #define CONFIG_ENV_SIZE 0x4000 | |
159 | ||
160 | #define CONFIG_BOOTARGS "console=ttyS0,115200 " \ | |
161 | "mtdparts=atmel_nand:" \ | |
162 | "8M(bootstrap/uboot/kernel)ro,-(rootfs) " \ | |
163 | "root=/dev/mmcblk0p2 rw rootwait" | |
164 | #define CONFIG_BOOTCOMMAND "fatload mmc 0:1 0x71000000 dtb; " \ | |
165 | "fatload mmc 0:1 0x72000000 zImage; " \ | |
166 | "bootz 0x72000000 - 0x71000000" | |
167 | #endif | |
5cfeec51 TP |
168 | |
169 | #define CONFIG_BAUDRATE 115200 | |
22ee6473 | 170 | |
22ee6473 SG |
171 | #define CONFIG_SYS_CBSIZE 256 |
172 | #define CONFIG_SYS_MAXARGS 16 | |
5cfeec51 TP |
173 | #define CONFIG_SYS_LONGHELP |
174 | #define CONFIG_CMDLINE_EDITING | |
22ee6473 | 175 | #define CONFIG_AUTO_COMPLETE |
22ee6473 | 176 | |
22ee6473 SG |
177 | /* |
178 | * Size of malloc() pool | |
179 | */ | |
180 | #define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000) | |
22ee6473 | 181 | |
41d41a93 BS |
182 | /* Defines for SPL */ |
183 | #define CONFIG_SPL_FRAMEWORK | |
184 | #define CONFIG_SPL_TEXT_BASE 0x300000 | |
185 | #define CONFIG_SPL_MAX_SIZE 0x010000 | |
186 | #define CONFIG_SPL_STACK 0x310000 | |
187 | ||
41d41a93 BS |
188 | #define CONFIG_SYS_MONITOR_LEN 0x80000 |
189 | ||
190 | #ifdef CONFIG_SYS_USE_MMC | |
191 | ||
192 | #define CONFIG_SPL_BSS_START_ADDR 0x70000000 | |
193 | #define CONFIG_SPL_BSS_MAX_SIZE 0x00080000 | |
194 | #define CONFIG_SYS_SPL_MALLOC_START 0x70080000 | |
195 | #define CONFIG_SYS_SPL_MALLOC_SIZE 0x00080000 | |
196 | ||
197 | #define CONFIG_SPL_LDSCRIPT arch/arm/mach-at91/arm926ejs/u-boot-spl.lds | |
41d41a93 BS |
198 | #define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x400 |
199 | #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x200 | |
200 | #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1 | |
201 | #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img" | |
41d41a93 BS |
202 | |
203 | #elif CONFIG_SYS_USE_NANDFLASH | |
41d41a93 BS |
204 | #define CONFIG_SPL_NAND_DRIVERS |
205 | #define CONFIG_SPL_NAND_BASE | |
206 | #define CONFIG_SPL_NAND_ECC | |
207 | #define CONFIG_SPL_NAND_SOFTECC | |
208 | #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000 | |
209 | #define CONFIG_SYS_NAND_U_BOOT_SIZE 0x80000 | |
210 | #define CONFIG_SYS_NAND_5_ADDR_CYCLE | |
211 | ||
212 | #define CONFIG_SYS_NAND_PAGE_SIZE 0x800 | |
213 | #define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000 | |
214 | #define CONFIG_SYS_NAND_PAGE_COUNT 64 | |
215 | #define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS | |
216 | #define CONFIG_SYS_NAND_ECCSIZE 256 | |
217 | #define CONFIG_SYS_NAND_ECCBYTES 3 | |
218 | #define CONFIG_SYS_NAND_OOBSIZE 64 | |
219 | #define CONFIG_SYS_NAND_ECCPOS { 40, 41, 42, 43, 44, 45, 46, 47, \ | |
220 | 48, 49, 50, 51, 52, 53, 54, 55, \ | |
221 | 56, 57, 58, 59, 60, 61, 62, 63, } | |
222 | #endif | |
223 | ||
224 | #define CONFIG_SPL_ATMEL_SIZE | |
225 | #define CONFIG_SYS_MASTER_CLOCK 132096000 | |
226 | #define CONFIG_SYS_AT91_PLLA 0x20c73f03 | |
227 | #define CONFIG_SYS_MCKR 0x1301 | |
228 | #define CONFIG_SYS_MCKR_CSS 0x1302 | |
229 | ||
22ee6473 | 230 | #endif |