]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/cobra5272.h
include/configs: drop default definitions of CONFIG_SYS_MAXARGS
[people/ms/u-boot.git] / include / configs / cobra5272.h
CommitLineData
a562e1bd
WD
1/*
2 * Configuation settings for the Sentec Cobra Board.
3 *
4 * (C) Copyright 2003 Josef Baumgartner <josef.baumgartner@telex.de>
5 *
3765b3e7 6 * SPDX-License-Identifier: GPL-2.0+
a562e1bd
WD
7 */
8
9/* ---
a187559e 10 * Version: U-Boot 1.0.0 - initial release for Sentec COBRA5272 board
a562e1bd
WD
11 * Date: 2004-03-29
12 * Author: Florian Schlote
13 *
14 * For a description of configuration options please refer also to the
15 * general u-boot-1.x.x/README file
16 * ---
17 */
18
19/* ---
20 * board/config.h - configuration options, board specific
21 * ---
22 */
23
24#ifndef _CONFIG_COBRA5272_H
25#define _CONFIG_COBRA5272_H
26
a562e1bd
WD
27/* ---
28 * Defines processor clock - important for correct timings concerning serial
29 * interface etc.
a562e1bd
WD
30 * ---
31 */
32
6d0f6bcf
JCPV
33#define CONFIG_SYS_CLK 66000000
34#define CONFIG_SYS_SDRAM_SIZE 16 /* SDRAM size in MB */
a562e1bd
WD
35
36/* ---
37 * Enable use of Ethernet
38 * ---
39 */
6706424d 40#define CONFIG_MCFFEC
a562e1bd 41
6706424d
TL
42/* Enable Dma Timer */
43#define CONFIG_MCFTMR
a562e1bd
WD
44
45/* ---
46 * Define baudrate for UART1 (console output, tftp, ...)
47 * default value of CONFIG_BAUDRATE for Sentec board: 19200 baud
6d0f6bcf 48 * CONFIG_SYS_BAUDRATE_TABLE defines values that can be selected in u-boot command
a562e1bd
WD
49 * interface
50 * ---
51 */
52
6706424d 53#define CONFIG_MCFUART
6d0f6bcf 54#define CONFIG_SYS_UART_PORT (0)
a562e1bd
WD
55
56/* ---
57 * set "#if 0" to "#if 1" if (Hardware)-WATCHDOG should be enabled & change
58 * timeout acc. to your needs
59 * #define CONFIG_WATCHDOG_TIMEOUT x , x is timeout in milliseconds, e. g. 10000
60 * for 10 sec
61 * ---
62 */
63
64#if 0
65#define CONFIG_WATCHDOG
66#define CONFIG_WATCHDOG_TIMEOUT 10000 /* timeout in milliseconds */
67#endif
68
69/* ---
70 * CONFIG_MONITOR_IS_IN_RAM defines if u-boot is started from a different
71 * bootloader residing in flash ('chainloading'); if you want to use
72 * chainloading or want to compile a u-boot binary that can be loaded into
73 * RAM via BDM set
53677ef1 74 * "#if 0" to "#if 1"
a562e1bd
WD
75 * You will need a first stage bootloader then, e. g. colilo or a working BDM
76 * cable (Background Debug Mode)
77 *
78 * Setting #if 0: u-boot will start from flash and relocate itself to RAM
79 *
14d0a02a 80 * Please do not forget to modify the setting of CONFIG_SYS_TEXT_BASE
a562e1bd
WD
81 * in board/cobra5272/config.mk accordingly (#if 0: 0xffe00000; #if 1: 0x20000)
82 *
83 * ---
84 */
85
86#if 0
87#define CONFIG_MONITOR_IS_IN_RAM /* monitor is started from a preloader */
88#endif
89
90/* ---
91 * Configuration for environment
92 * Environment is embedded in u-boot in the second sector of the flash
93 * ---
94 */
95
96#ifndef CONFIG_MONITOR_IS_IN_RAM
0e8d1586
JCPV
97#define CONFIG_ENV_OFFSET 0x4000
98#define CONFIG_ENV_SECT_SIZE 0x2000
a562e1bd 99#else
0e8d1586
JCPV
100#define CONFIG_ENV_ADDR 0xffe04000
101#define CONFIG_ENV_SECT_SIZE 0x2000
a562e1bd
WD
102#endif
103
5296cb1d 104#define LDS_BOARD_TEXT \
0649cd0d
SG
105 . = DEFINED(env_offset) ? env_offset : .; \
106 env/embedded.o(.text);
37e4f24b 107
80ff4f99
JL
108/*
109 * BOOTP options
110 */
111#define CONFIG_BOOTP_BOOTFILESIZE
112#define CONFIG_BOOTP_BOOTPATH
113#define CONFIG_BOOTP_GATEWAY
114#define CONFIG_BOOTP_HOSTNAME
115
37e4f24b
JL
116/*
117 * Command line configuration.
a562e1bd
WD
118 */
119
6706424d 120#ifdef CONFIG_MCFFEC
6706424d 121# define CONFIG_MII 1
0f3ba7e9 122# define CONFIG_MII_INIT 1
6d0f6bcf
JCPV
123# define CONFIG_SYS_DISCOVER_PHY
124# define CONFIG_SYS_RX_ETH_BUFFER 8
125# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
6706424d 126
6d0f6bcf
JCPV
127# define CONFIG_SYS_FEC0_PINMUX 0
128# define CONFIG_SYS_FEC0_MIIBASE CONFIG_SYS_FEC0_IOBASE
53677ef1 129# define MCFFEC_TOUT_LOOP 50000
6d0f6bcf
JCPV
130/* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */
131# ifndef CONFIG_SYS_DISCOVER_PHY
6706424d
TL
132# define FECDUPLEX FULL
133# define FECSPEED _100BASET
134# else
6d0f6bcf
JCPV
135# ifndef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
136# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
6706424d 137# endif
6d0f6bcf 138# endif /* CONFIG_SYS_DISCOVER_PHY */
6706424d 139#endif
a562e1bd
WD
140
141/*
142 *-----------------------------------------------------------------------------
143 * Define user parameters that have to be customized most likely
144 *-----------------------------------------------------------------------------
145 */
146
147/*AUTOBOOT settings - booting images automatically by u-boot after power on*/
148
a562e1bd
WD
149/* The following settings will be contained in the environment block ; if you
150want to use a neutral environment all those settings can be manually set in
151u-boot: 'set' command */
152
153#if 0
154
155#define CONFIG_BOOTCOMMAND "bootm 0xffe80000" /*Autoboto command, please
156enter a valid image address in flash */
157
a562e1bd
WD
158/* User network settings */
159
a562e1bd
WD
160#define CONFIG_IPADDR 192.168.100.2 /* default board IP address */
161#define CONFIG_SERVERIP 192.168.100.1 /* default tftp server IP address */
162
163#endif
164
6d0f6bcf 165#define CONFIG_SYS_LOAD_ADDR 0x20000 /*Defines default RAM address
a562e1bd
WD
166from which user programs will be started */
167
168/*---*/
169
6d0f6bcf 170#define CONFIG_SYS_LONGHELP /* undef to save memory */
a562e1bd 171
6d0f6bcf 172#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
a562e1bd
WD
173
174/*
175 *-----------------------------------------------------------------------------
176 * End of user parameters to be customized
177 *-----------------------------------------------------------------------------
178 */
179
180/* ---
181 * Defines memory range for test
182 * ---
183 */
184
6d0f6bcf
JCPV
185#define CONFIG_SYS_MEMTEST_START 0x400
186#define CONFIG_SYS_MEMTEST_END 0x380000
a562e1bd
WD
187
188/* ---
189 * Low Level Configuration Settings
190 * (address mappings, register initial values, etc.)
191 * You should know what you are doing if you make changes here.
192 * ---
193 */
194
195/* ---
196 * Base register address
197 * ---
198 */
199
6d0f6bcf 200#define CONFIG_SYS_MBAR 0x10000000 /* Register Base Addrs */
a562e1bd
WD
201
202/* ---
203 * System Conf. Reg. & System Protection Reg.
204 * ---
205 */
206
6d0f6bcf
JCPV
207#define CONFIG_SYS_SCR 0x0003
208#define CONFIG_SYS_SPR 0xffff
a562e1bd
WD
209
210/* ---
211 * Ethernet settings
212 * ---
213 */
214
6d0f6bcf
JCPV
215#define CONFIG_SYS_DISCOVER_PHY
216#define CONFIG_SYS_ENET_BD_BASE 0x780000
a562e1bd
WD
217
218/*-----------------------------------------------------------------------
219 * Definitions for initial stack pointer and data area (in internal SRAM)
220 */
6d0f6bcf 221#define CONFIG_SYS_INIT_RAM_ADDR 0x20000000
553f0982 222#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in internal SRAM */
25ddd1fb 223#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
6d0f6bcf 224#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
a562e1bd
WD
225
226/*-----------------------------------------------------------------------
227 * Start addresses for the final memory configuration
228 * (Set up by the startup code)
6d0f6bcf 229 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
a562e1bd 230 */
6d0f6bcf 231#define CONFIG_SYS_SDRAM_BASE 0x00000000
a562e1bd
WD
232
233/*
234 *-------------------------------------------------------------------------
235 * RAM SIZE (is defined above)
236 *-----------------------------------------------------------------------
237 */
238
6d0f6bcf 239/* #define CONFIG_SYS_SDRAM_SIZE 16 */
a562e1bd
WD
240
241/*
242 *-----------------------------------------------------------------------
243 */
244
6d0f6bcf 245#define CONFIG_SYS_FLASH_BASE 0xffe00000
a562e1bd
WD
246
247#ifdef CONFIG_MONITOR_IS_IN_RAM
6d0f6bcf 248#define CONFIG_SYS_MONITOR_BASE 0x20000
a562e1bd 249#else
6d0f6bcf 250#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
a562e1bd
WD
251#endif
252
6d0f6bcf
JCPV
253#define CONFIG_SYS_MONITOR_LEN 0x20000
254#define CONFIG_SYS_MALLOC_LEN (256 << 10)
255#define CONFIG_SYS_BOOTPARAMS_LEN 64*1024
a562e1bd
WD
256
257/*
258 * For booting Linux, the board info and command line data
259 * have to be in the first 8 MB of memory, since this is
260 * the maximum mapped by the Linux kernel during initialization ??
261 */
6d0f6bcf 262#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
a562e1bd
WD
263
264/*-----------------------------------------------------------------------
265 * FLASH organization
266 */
6d0f6bcf
JCPV
267#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
268#define CONFIG_SYS_MAX_FLASH_SECT 11 /* max number of sectors on one chip */
269#define CONFIG_SYS_FLASH_ERASE_TOUT 1000 /* flash timeout */
a562e1bd
WD
270
271/*-----------------------------------------------------------------------
272 * Cache Configuration
273 */
6d0f6bcf 274#define CONFIG_SYS_CACHELINE_SIZE 16
a562e1bd 275
dd9f054e 276#define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
553f0982 277 CONFIG_SYS_INIT_RAM_SIZE - 8)
dd9f054e 278#define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
553f0982 279 CONFIG_SYS_INIT_RAM_SIZE - 4)
dd9f054e
TL
280#define CONFIG_SYS_ICACHE_INV (CF_CACR_CINV | CF_CACR_INVI)
281#define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_SDRAM_BASE | \
282 CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \
283 CF_ACR_EN | CF_ACR_SM_ALL)
284#define CONFIG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CINV | \
285 CF_CACR_DISD | CF_CACR_INVI | \
286 CF_CACR_CEIB | CF_CACR_DCM | \
287 CF_CACR_EUSP)
288
a562e1bd
WD
289/*-----------------------------------------------------------------------
290 * Memory bank definitions
291 *
292 * Please refer also to Motorola Coldfire user manual - Chapter XXX
293 * <http://e-www.motorola.com/files/dsp/doc/ref_manual/MCF5272UM.pdf>
294 */
6d0f6bcf
JCPV
295#define CONFIG_SYS_BR0_PRELIM 0xFFE00201
296#define CONFIG_SYS_OR0_PRELIM 0xFFE00014
a562e1bd 297
6d0f6bcf
JCPV
298#define CONFIG_SYS_BR1_PRELIM 0
299#define CONFIG_SYS_OR1_PRELIM 0
a562e1bd 300
6d0f6bcf
JCPV
301#define CONFIG_SYS_BR2_PRELIM 0
302#define CONFIG_SYS_OR2_PRELIM 0
a562e1bd 303
6d0f6bcf
JCPV
304#define CONFIG_SYS_BR3_PRELIM 0
305#define CONFIG_SYS_OR3_PRELIM 0
a562e1bd 306
6d0f6bcf
JCPV
307#define CONFIG_SYS_BR4_PRELIM 0
308#define CONFIG_SYS_OR4_PRELIM 0
a562e1bd 309
6d0f6bcf
JCPV
310#define CONFIG_SYS_BR5_PRELIM 0
311#define CONFIG_SYS_OR5_PRELIM 0
a562e1bd 312
6d0f6bcf
JCPV
313#define CONFIG_SYS_BR6_PRELIM 0
314#define CONFIG_SYS_OR6_PRELIM 0
a562e1bd 315
6d0f6bcf
JCPV
316#define CONFIG_SYS_BR7_PRELIM 0x00000701
317#define CONFIG_SYS_OR7_PRELIM 0xFF00007C
a562e1bd
WD
318
319/*-----------------------------------------------------------------------
320 * LED config
321 */
322#define LED_STAT_0 0xffff /*all LEDs off*/
323#define LED_STAT_1 0xfffe
324#define LED_STAT_2 0xfffd
325#define LED_STAT_3 0xfffb
326#define LED_STAT_4 0xfff7
327#define LED_STAT_5 0xffef
328#define LED_STAT_6 0xffdf
329#define LED_STAT_7 0xff00 /*all LEDs on*/
330
331/*-----------------------------------------------------------------------
332 * Port configuration (GPIO)
333 */
6d0f6bcf 334#define CONFIG_SYS_PACNT 0x00000000 /* PortA control reg.: All pins are external
a562e1bd 335GPIO*/
6d0f6bcf 336#define CONFIG_SYS_PADDR 0x00FF /* PortA direction reg.: PA7 to PA0 are outputs
a562e1bd 337(1^=output, 0^=input) */
6d0f6bcf
JCPV
338#define CONFIG_SYS_PADAT LED_STAT_0 /* PortA value reg.: Turn all LED off */
339#define CONFIG_SYS_PBCNT 0x55554155 /* PortB control reg.: Ethernet/UART
a562e1bd 340configuration */
6d0f6bcf
JCPV
341#define CONFIG_SYS_PBDDR 0x0000 /* PortB direction: All pins configured as inputs */
342#define CONFIG_SYS_PBDAT 0x0000 /* PortB value reg. */
343#define CONFIG_SYS_PDCNT 0x00000000 /* PortD control reg. */
a562e1bd
WD
344
345#endif /* _CONFIG_COBRA5272_H */