]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/espt.h
include/configs: drop default definitions of CONFIG_SYS_MAXARGS
[people/ms/u-boot.git] / include / configs / espt.h
CommitLineData
74d9c16a
NI
1/*
2 * Configuation settings for the ESPT-GIGA board
3 *
4 * Copyright (C) 2008 Renesas Solutions Corp.
5 * Copyright (C) 2008 Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com>
6 *
1a459660 7 * SPDX-License-Identifier: GPL-2.0+
74d9c16a
NI
8 */
9
10#ifndef __ESPT_H
11#define __ESPT_H
12
74d9c16a
NI
13#define CONFIG_CPU_SH7763 1
14#define CONFIG_ESPT 1
15#define __LITTLE_ENDIAN 1
16
74d9c16a
NI
17#define CONFIG_ENV_OVERWRITE 1
18
18a40e84 19#define CONFIG_DISPLAY_BOARDINFO
74d9c16a
NI
20#undef CONFIG_SHOW_BOOT_PROGRESS
21
22/* SCIF */
74d9c16a
NI
23#define CONFIG_CONS_SCIF0 1
24
54fbf475 25#define CONFIG_SYS_TEXT_BASE 0x8FFC0000
74d9c16a 26#define CONFIG_SYS_LONGHELP /* undef to save memory */
74d9c16a 27#define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */
74d9c16a
NI
28#define CONFIG_SYS_BARGSIZE 512 /* Buffer size for Boot Arguments
29 passed to kernel */
30#define CONFIG_SYS_BAUDRATE_TABLE { 115200 } /* List of legal baudrate
31 settings for this board */
32
33/* SDRAM */
34#define CONFIG_SYS_SDRAM_BASE (0x8C000000)
35#define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024)
36#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE)
37#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024))
38
39/* Flash(NOR) S29JL064H */
40#define CONFIG_SYS_FLASH_BASE (0xA0000000)
41#define CONFIG_SYS_FLASH_CFI_WIDTH (FLASH_CFI_16BIT)
42#define CONFIG_SYS_MAX_FLASH_BANKS (1)
43#define CONFIG_SYS_MAX_FLASH_SECT (150)
44
a187559e 45/* U-Boot setting */
74d9c16a
NI
46#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024)
47#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
48#define CONFIG_SYS_MONITOR_LEN (128 * 1024)
49/* Size of DRAM reserved for malloc() use */
50#define CONFIG_SYS_MALLOC_LEN (1024 * 1024)
74d9c16a
NI
51#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
52
53#define CONFIG_SYS_FLASH_CFI
54#define CONFIG_FLASH_CFI_DRIVER
55#undef CONFIG_SYS_FLASH_QUIET_TEST
56#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
57/* Timeout for Flash erase operations (in ms) */
58#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
59/* Timeout for Flash write operations (in ms) */
60#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
61/* Timeout for Flash set sector lock bit operations (in ms) */
62#define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
63/* Timeout for Flash clear lock bit operations (in ms) */
64#define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
65/* Use hardware flash sectors protection instead of U-Boot software protection */
66#undef CONFIG_SYS_FLASH_PROTECTION
67#undef CONFIG_SYS_DIRECT_FLASH_TFTP
74d9c16a
NI
68#define CONFIG_ENV_SECT_SIZE (128 * 1024)
69#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
70#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + (1 * CONFIG_ENV_SECT_SIZE))
71/* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */
72#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)
73#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
74#define CONFIG_ENV_ADDR_REDUND (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE))
75
76/* Clock */
77#define CONFIG_SYS_CLK_FREQ 66666666
684a501e
NI
78#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
79#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
74d9c16a 80#define CONFIG_SYS_TMU_CLK_DIV 4
74d9c16a
NI
81
82/* Ether */
74d9c16a
NI
83#define CONFIG_SH_ETHER 1
84#define CONFIG_SH_ETHER_USE_PORT (1)
85#define CONFIG_SH_ETHER_PHY_ADDR (0x00)
25a028bb
YS
86#define CONFIG_BITBANGMII
87#define CONFIG_BITBANGMII_MULTI
a80a6619 88#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
74d9c16a
NI
89
90#endif /* __SH7763RDP_H */