]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/highbank.h
include/configs: drop default definitions of CONFIG_SYS_MAXARGS
[people/ms/u-boot.git] / include / configs / highbank.h
CommitLineData
37fc0ed2
RH
1/*
2 * Copyright 2010-2011 Calxeda, Inc.
3 *
1a459660 4 * SPDX-License-Identifier: GPL-2.0+
37fc0ed2
RH
5 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
ac9ae133
RH
10#include <config_distro_defaults.h>
11
185a5bb0 12#define CONFIG_SYS_DCACHE_OFF
37fc0ed2 13
37fc0ed2
RH
14#define CONFIG_SYS_BOOTMAPSZ (16 << 20)
15
9df1bd41
RH
16#define CONFIG_SYS_TIMER_RATE (150000000/256)
17#define CONFIG_SYS_TIMER_COUNTER (0xFFF34000 + 0x4)
18#define CONFIG_SYS_TIMER_COUNTS_DOWN
19
37fc0ed2
RH
20/*
21 * Size of malloc() pool
22 */
23#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
24
25#define CONFIG_PL011_SERIAL
26#define CONFIG_PL011_CLOCK 150000000
27#define CONFIG_PL01x_PORTS { (void *)(0xFFF36000) }
28#define CONFIG_CONS_INDEX 0
29
877012df 30#define CONFIG_BOOTCOUNT_LIMIT
0044c42e
SR
31#define CONFIG_SYS_BOOTCOUNT_SINGLEWORD
32#define CONFIG_SYS_BOOTCOUNT_LE /* Use little-endian accessors */
877012df
RH
33#define CONFIG_SYS_BOOTCOUNT_ADDR 0xfff3cf0c
34
37fc0ed2 35#define CONFIG_MISC_INIT_R
344ca0b4 36#define CONFIG_LIBATA
37fc0ed2
RH
37#define CONFIG_SCSI_AHCI
38#define CONFIG_SCSI_AHCI_PLAT
39#define CONFIG_SYS_SCSI_MAX_SCSI_ID 5
40#define CONFIG_SYS_SCSI_MAX_LUN 1
41#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
42 CONFIG_SYS_SCSI_MAX_LUN)
43
9a420986
RH
44#define CONFIG_CALXEDA_XGMAC
45
37fc0ed2
RH
46/*
47 * Command line configuration.
48 */
37fc0ed2 49
e1df283c
RH
50#define CONFIG_BOOT_RETRY_TIME -1
51#define CONFIG_RESET_TO_RETRY
d126e016 52
37fc0ed2
RH
53/*
54 * Miscellaneous configurable options
55 */
185a5bb0 56#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
37fc0ed2 57#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
37fc0ed2
RH
58
59#define CONFIG_SYS_LOAD_ADDR 0x800000
185a5bb0
RH
60#define CONFIG_SYS_64BIT_LBA
61
37fc0ed2
RH
62/*-----------------------------------------------------------------------
63 * Physical Memory Map
32b4a8a2 64 * The DRAM is already setup, so do not touch the DT node later.
37fc0ed2 65 */
32b4a8a2 66#define CONFIG_NR_DRAM_BANKS 0
37fc0ed2
RH
67#define PHYS_SDRAM_1_SIZE (4089 << 20)
68#define CONFIG_SYS_MEMTEST_START 0x100000
69#define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1_SIZE - 0x100000)
70
a34e8549
JH
71/* Environment data setup
72*/
a34e8549
JH
73#define CONFIG_SYS_NVRAM_BASE_ADDR 0xfff88000 /* NVRAM base address */
74#define CONFIG_SYS_NVRAM_SIZE 0x8000 /* NVRAM size */
75#define CONFIG_ENV_SIZE 0x2000 /* Size of Environ */
76#define CONFIG_ENV_ADDR CONFIG_SYS_NVRAM_BASE_ADDR
37fc0ed2
RH
77
78#define CONFIG_SYS_SDRAM_BASE 0x00000000
7b81649a 79#define CONFIG_SYS_TEXT_BASE 0x00008000
37fc0ed2
RH
80#define CONFIG_SYS_INIT_SP_ADDR 0x01000000
81#define CONFIG_SKIP_LOWLEVEL_INIT
82
83#endif