]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/malta.h
malta: Tidy up UART address selection
[people/ms/u-boot.git] / include / configs / malta.h
CommitLineData
5a4dcfac
GJ
1/*
2 * Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
3 *
0b17998e 4 * SPDX-License-Identifier: GPL-2.0
5a4dcfac
GJ
5 */
6
7a9d109b
PB
7#ifndef _MALTA_CONFIG_H
8#define _MALTA_CONFIG_H
5a4dcfac 9
5a4dcfac
GJ
10/*
11 * System configuration
12 */
7a9d109b 13#define CONFIG_MALTA
5f978d7e
PB
14#define CONFIG_BOARD_EARLY_INIT_F
15#define CONFIG_DISPLAY_BOARDINFO
5a4dcfac 16
ab41305d
GJ
17#define CONFIG_MEMSIZE_IN_BYTES
18
feaa6066
GJ
19#define CONFIG_PCI
20#define CONFIG_PCI_GT64120
baf37f06 21#define CONFIG_PCI_MSC01
feaa6066 22#define CONFIG_PCI_PNP
f1957499 23#define CONFIG_PCNET
e0878af8
PB
24#define CONFIG_PCNET_79C973
25#define PCNET_HAS_PROM
feaa6066 26
3ced12a0
PB
27#define CONFIG_MISC_INIT_R
28#define CONFIG_RTC_MC146818
29#define CONFIG_SYS_ISA_IO_BASE_ADDRESS 0
30
5a4dcfac
GJ
31/*
32 * CPU Configuration
33 */
34#define CONFIG_SYS_MHZ 250 /* arbitrary value */
35#define CONFIG_SYS_MIPS_TIMER_FREQ (CONFIG_SYS_MHZ * 1000000)
5a4dcfac 36
5a4dcfac
GJ
37/*
38 * Memory map
39 */
10473d04
GJ
40#define CONFIG_SYS_TEXT_BASE 0xbe000000 /* Rom version */
41#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
5a4dcfac
GJ
42
43#define CONFIG_SYS_SDRAM_BASE 0x80000000 /* Cached addr */
44#define CONFIG_SYS_MEM_SIZE (256 * 1024 * 1024)
45
46#define CONFIG_SYS_INIT_SP_OFFSET 0x400000
47
48#define CONFIG_SYS_LOAD_ADDR 0x81000000
49#define CONFIG_SYS_MEMTEST_START 0x80100000
50#define CONFIG_SYS_MEMTEST_END 0x80800000
51
52#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
53#define CONFIG_SYS_BOOTPARAMS_LEN (128 * 1024)
67d4752d 54#define CONFIG_SYS_BOOTM_LEN (64 * 1024 * 1024)
5a4dcfac 55
5a4dcfac
GJ
56#define CONFIG_SYS_CBSIZE 256
57#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
58 sizeof(CONFIG_SYS_PROMPT) + 16)
59#define CONFIG_SYS_MAXARGS 16
60
61#define CONFIG_AUTO_COMPLETE
62#define CONFIG_CMDLINE_EDITING
63
64/*
65 * Serial driver
66 */
67#define CONFIG_BAUDRATE 115200
68
5a4dcfac 69#define CONFIG_SYS_NS16550_SERIAL
2e7eb12e 70#define CONFIG_SYS_NS16550_PORT_MAPPED
5a4dcfac 71#define CONFIG_SYS_NS16550_REG_SIZE 1
72117dad 72#define CONFIG_SYS_NS16550_CLK (115200 * 16)
2e7eb12e 73#define CONFIG_SYS_NS16550_COM1 0x3f8
5a4dcfac
GJ
74#define CONFIG_CONS_INDEX 1
75
5a4dcfac
GJ
76/*
77 * Flash configuration
78 */
99511829 79#define CONFIG_SYS_FLASH_BASE 0xbe000000
52caee0f
GJ
80#define CONFIG_SYS_MAX_FLASH_BANKS 1
81#define CONFIG_SYS_MAX_FLASH_SECT 128
82#define CONFIG_SYS_FLASH_CFI
83#define CONFIG_FLASH_CFI_DRIVER
84#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
5a4dcfac 85
fba6f45c
PB
86/*
87 * Environment
88 */
89#define CONFIG_ENV_IS_IN_FLASH
90#define CONFIG_ENV_SECT_SIZE 0x20000
91#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
92#define CONFIG_ENV_ADDR \
93 (CONFIG_SYS_FLASH_BASE + (4 << 20) - CONFIG_ENV_SIZE)
94
ba21a453
PB
95/*
96 * IDE/ATA
97 */
98#define CONFIG_SYS_IDE_MAXBUS 1
99#define CONFIG_SYS_IDE_MAXDEVICE 2
100#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_ISA_IO_BASE_ADDRESS
101#define CONFIG_SYS_ATA_IDE0_OFFSET 0x01f0
102#define CONFIG_SYS_ATA_DATA_OFFSET 0
103#define CONFIG_SYS_ATA_REG_OFFSET 0
104
5a4dcfac
GJ
105/*
106 * Commands
107 */
3ced12a0 108#define CONFIG_CMD_DATE
ba21a453 109#define CONFIG_CMD_IDE
feaa6066
GJ
110#define CONFIG_CMD_PCI
111
5a4dcfac
GJ
112#define CONFIG_SYS_LONGHELP /* verbose help, undef to save memory */
113
7a9d109b 114#endif /* _MALTA_CONFIG_H */