]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/mx6ul_14x14_evk.h
include/configs: Whitespace fixup
[people/ms/u-boot.git] / include / configs / mx6ul_14x14_evk.h
CommitLineData
f0ff57b0
PF
1/*
2 * Copyright (C) 2015 Freescale Semiconductor, Inc.
3 *
4 * Configuration settings for the Freescale i.MX6UL 14x14 EVK board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8#ifndef __MX6UL_14X14_EVK_CONFIG_H
9#define __MX6UL_14X14_EVK_CONFIG_H
10
f0ff57b0
PF
11#include <asm/arch/imx-regs.h>
12#include <linux/sizes.h>
13#include "mx6_common.h"
14#include <asm/imx-common/gpio.h>
15
d9cbb264
PF
16#define is_mx6ul_9x9_evk() CONFIG_IS_ENABLED(TARGET_MX6UL_9X9_EVK)
17
f0ff57b0
PF
18/* SPL options */
19#define CONFIG_SPL_LIBCOMMON_SUPPORT
20#define CONFIG_SPL_MMC_SUPPORT
f0ff57b0
PF
21#include "imx6_spl.h"
22
d9cbb264
PF
23#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
24
f0ff57b0
PF
25#define CONFIG_DISPLAY_CPUINFO
26#define CONFIG_DISPLAY_BOARDINFO
27
28/* Size of malloc() pool */
29#define CONFIG_SYS_MALLOC_LEN (16 * SZ_1M)
30
31#define CONFIG_BOARD_EARLY_INIT_F
32#define CONFIG_BOARD_LATE_INIT
33
34#define CONFIG_MXC_UART
35#define CONFIG_MXC_UART_BASE UART1_BASE
36
f0ff57b0
PF
37/* MMC Configs */
38#ifdef CONFIG_FSL_USDHC
39#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC2_BASE_ADDR
40
41/* NAND pin conflicts with usdhc2 */
42#ifdef CONFIG_NAND_MXS
43#define CONFIG_SYS_FSL_USDHC_NUM 1
44#else
45#define CONFIG_SYS_FSL_USDHC_NUM 2
46#endif
47
48#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
49#endif
50
f0ff57b0 51/* I2C configs */
f0ff57b0
PF
52#ifdef CONFIG_CMD_I2C
53#define CONFIG_SYS_I2C
54#define CONFIG_SYS_I2C_MXC
03544c66
AA
55#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
56#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
f0ff57b0 57#define CONFIG_SYS_I2C_SPEED 100000
f0ff57b0 58
d9cbb264
PF
59/* PMIC only for 9X9 EVK */
60#define CONFIG_POWER
61#define CONFIG_POWER_I2C
62#define CONFIG_POWER_PFUZE3000
63#define CONFIG_POWER_PFUZE3000_I2C_ADDR 0x08
64#endif
f0ff57b0 65
f0ff57b0
PF
66#define CONFIG_SYS_MMC_IMG_LOAD_PART 1
67
68#define CONFIG_EXTRA_ENV_SETTINGS \
69 "script=boot.scr\0" \
70 "image=zImage\0" \
71 "console=ttymxc0\0" \
72 "fdt_high=0xffffffff\0" \
73 "initrd_high=0xffffffff\0" \
d9cbb264 74 "fdt_file=undefined\0" \
f0ff57b0
PF
75 "fdt_addr=0x83000000\0" \
76 "boot_fdt=try\0" \
77 "ip_dyn=yes\0" \
df674904 78 "videomode=video=ctfb:x:480,y:272,depth:24,pclk:108695,le:8,ri:4,up:2,lo:4,hs:41,vs:10,sync:0,vmode:0\0" \
f0ff57b0
PF
79 "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
80 "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
81 "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
82 "mmcautodetect=yes\0" \
83 "mmcargs=setenv bootargs console=${console},${baudrate} " \
84 "root=${mmcroot}\0" \
85 "loadbootscript=" \
86 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
87 "bootscript=echo Running bootscript from mmc ...; " \
88 "source\0" \
89 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
90 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
91 "mmcboot=echo Booting from mmc ...; " \
92 "run mmcargs; " \
93 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
94 "if run loadfdt; then " \
95 "bootz ${loadaddr} - ${fdt_addr}; " \
96 "else " \
97 "if test ${boot_fdt} = try; then " \
98 "bootz; " \
99 "else " \
100 "echo WARN: Cannot load the DT; " \
101 "fi; " \
102 "fi; " \
103 "else " \
104 "bootz; " \
105 "fi;\0" \
106 "netargs=setenv bootargs console=${console},${baudrate} " \
107 "root=/dev/nfs " \
108 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
109 "netboot=echo Booting from net ...; " \
110 "run netargs; " \
111 "if test ${ip_dyn} = yes; then " \
112 "setenv get_cmd dhcp; " \
113 "else " \
114 "setenv get_cmd tftp; " \
115 "fi; " \
116 "${get_cmd} ${image}; " \
117 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
118 "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
119 "bootz ${loadaddr} - ${fdt_addr}; " \
120 "else " \
121 "if test ${boot_fdt} = try; then " \
122 "bootz; " \
123 "else " \
124 "echo WARN: Cannot load the DT; " \
125 "fi; " \
126 "fi; " \
127 "else " \
128 "bootz; " \
d9cbb264
PF
129 "fi;\0" \
130 "findfdt="\
131 "if test $fdt_file = undefined; then " \
132 "if test $board_name = EVK && test $board_rev = 9X9; then " \
133 "setenv fdt_file imx6ul-9x9-evk.dtb; fi; " \
134 "if test $board_name = EVK && test $board_rev = 14X14; then " \
135 "setenv fdt_file imx6ul-14x14-evk.dtb; fi; " \
136 "if test $fdt_file = undefined; then " \
137 "echo WARNING: Could not determine dtb to use; fi; " \
138 "fi;\0" \
f0ff57b0
PF
139
140#define CONFIG_BOOTCOMMAND \
d9cbb264 141 "run findfdt;" \
f0ff57b0
PF
142 "mmc dev ${mmcdev};" \
143 "mmc dev ${mmcdev}; if mmc rescan; then " \
144 "if run loadbootscript; then " \
145 "run bootscript; " \
146 "else " \
147 "if run loadimage; then " \
148 "run mmcboot; " \
149 "else run netboot; " \
150 "fi; " \
151 "fi; " \
152 "else run netboot; fi"
153
154/* Miscellaneous configurable options */
f0ff57b0 155#define CONFIG_SYS_MEMTEST_START 0x80000000
65806cc7 156#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x8000000)
f0ff57b0
PF
157
158#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
159#define CONFIG_SYS_HZ 1000
160
161#define CONFIG_CMDLINE_EDITING
162#define CONFIG_STACKSIZE SZ_128K
163
164/* Physical Memory Map */
165#define CONFIG_NR_DRAM_BANKS 1
166#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
167
168#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
169#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
170#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
171
172#define CONFIG_SYS_INIT_SP_OFFSET \
173 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
174#define CONFIG_SYS_INIT_SP_ADDR \
175 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
176
177/* FLASH and environment organization */
178#define CONFIG_SYS_NO_FLASH
179
180#define CONFIG_ENV_SIZE SZ_8K
181#define CONFIG_ENV_IS_IN_MMC
182#define CONFIG_ENV_OFFSET (8 * SZ_64K)
183#define CONFIG_SYS_MMC_ENV_DEV 1 /* USDHC2 */
184#define CONFIG_SYS_MMC_ENV_PART 0 /* user area */
185#define CONFIG_MMCROOT "/dev/mmcblk1p2" /* USDHC2 */
186
f0ff57b0
PF
187#define CONFIG_CMD_BOOTZ
188#define CONFIG_CMD_BMODE
189
190#ifndef CONFIG_SYS_DCACHE_OFF
191#define CONFIG_CMD_CACHE
192#endif
193
e9e18353 194#define CONFIG_FSL_QSPI
f0ff57b0 195#ifdef CONFIG_FSL_QSPI
f0ff57b0 196#define CONFIG_SPI_FLASH
f0ff57b0
PF
197#define CONFIG_SPI_FLASH_BAR
198#define CONFIG_SF_DEFAULT_BUS 0
199#define CONFIG_SF_DEFAULT_CS 0
200#define CONFIG_SF_DEFAULT_SPEED 40000000
201#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
c6d3d812 202#define CONFIG_SPI_FLASH_STMICRO
f0ff57b0
PF
203#define FSL_QSPI_FLASH_NUM 1
204#define FSL_QSPI_FLASH_SIZE SZ_32M
205#endif
206
207/* USB Configs */
f0ff57b0
PF
208#ifdef CONFIG_CMD_USB
209#define CONFIG_USB_EHCI
210#define CONFIG_USB_EHCI_MX6
211#define CONFIG_USB_STORAGE
212#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
213#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
214#define CONFIG_MXC_USB_FLAGS 0
215#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
216#endif
217
0d4cdb56
PF
218#ifdef CONFIG_CMD_NET
219#define CONFIG_FEC_MXC
220#define CONFIG_MII
221#define CONFIG_FEC_ENET_DEV 1
222
223#if (CONFIG_FEC_ENET_DEV == 0)
224#define IMX_FEC_BASE ENET_BASE_ADDR
225#define CONFIG_FEC_MXC_PHYADDR 0x2
226#define CONFIG_FEC_XCV_TYPE RMII
227#elif (CONFIG_FEC_ENET_DEV == 1)
228#define IMX_FEC_BASE ENET2_BASE_ADDR
229#define CONFIG_FEC_MXC_PHYADDR 0x1
230#define CONFIG_FEC_XCV_TYPE RMII
231#endif
232#define CONFIG_ETHPRIME "FEC"
233
234#define CONFIG_PHYLIB
235#define CONFIG_PHY_MICREL
0d4cdb56
PF
236#endif
237
1368f993 238#define CONFIG_IMX_THERMAL
f0ff57b0 239
ce2190f5 240#ifndef CONFIG_SPL_BUILD
df674904
PF
241#define CONFIG_VIDEO
242#ifdef CONFIG_VIDEO
243#define CONFIG_CFB_CONSOLE
244#define CONFIG_VIDEO_MXS
245#define CONFIG_VIDEO_LOGO
246#define CONFIG_VIDEO_SW_CURSOR
247#define CONFIG_VGA_AS_SINGLE_DEVICE
248#define CONFIG_SYS_CONSOLE_IS_IN_ENV
249#define CONFIG_SPLASH_SCREEN
250#define CONFIG_SPLASH_SCREEN_ALIGN
251#define CONFIG_CMD_BMP
252#define CONFIG_BMP_16BPP
253#define CONFIG_VIDEO_BMP_RLE8
254#define CONFIG_VIDEO_BMP_LOGO
255#define MXS_LCDIF_BASE MX6UL_LCDIF1_BASE_ADDR
256#endif
ce2190f5 257#endif
df674904 258
f0ff57b0 259#endif