]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/r7780mp.h
include/configs: drop default definitions of CONFIG_SYS_MAXARGS
[people/ms/u-boot.git] / include / configs / r7780mp.h
CommitLineData
c133c1fb
YG
1/*
2 * Configuation settings for the Renesas R7780MP board
3 *
ec39d479 4 * Copyright (C) 2007,2008 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
c133c1fb
YG
5 * Copyright (C) 2008 Yusuke Goda <goda.yusuke@renesas.com>
6 *
1a459660 7 * SPDX-License-Identifier: GPL-2.0+
c133c1fb
YG
8 */
9
10#ifndef __R7780RP_H
11#define __R7780RP_H
12
c133c1fb
YG
13#define CONFIG_CPU_SH7780 1
14#define CONFIG_R7780MP 1
6d0f6bcf 15#define CONFIG_SYS_R7780MP_OLD_FLASH 1
ec39d479 16#define __LITTLE_ENDIAN__ 1
c133c1fb 17
18a40e84
VZ
18#define CONFIG_DISPLAY_BOARDINFO
19
c133c1fb
YG
20#define CONFIG_CONS_SCIF0 1
21
c133c1fb
YG
22#define CONFIG_ENV_OVERWRITE 1
23
913c8910 24#define CONFIG_SYS_TEXT_BASE 0x0FFC0000
6d0f6bcf
JCPV
25#define CONFIG_SYS_SDRAM_BASE (0x08000000)
26#define CONFIG_SYS_SDRAM_SIZE (128 * 1024 * 1024)
c133c1fb 27
6d0f6bcf 28#define CONFIG_SYS_LONGHELP
6d0f6bcf 29#define CONFIG_SYS_PBSIZE 256
6d0f6bcf 30#define CONFIG_SYS_BARGSIZE 512
c133c1fb 31
6d0f6bcf 32#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE)
14d0a02a 33#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_TEXT_BASE - 0x100000)
c133c1fb 34
ec39d479 35/* Flash board support */
6d0f6bcf
JCPV
36#define CONFIG_SYS_FLASH_BASE (0xA0000000)
37#ifdef CONFIG_SYS_R7780MP_OLD_FLASH
ec39d479 38/* NOR Flash (S29PL127J60TFI130) */
6d0f6bcf
JCPV
39# define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_32BIT
40# define CONFIG_SYS_MAX_FLASH_BANKS (2)
41# define CONFIG_SYS_MAX_FLASH_SECT 270
42# define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE,\
43 CONFIG_SYS_FLASH_BASE + 0x100000,\
44 CONFIG_SYS_FLASH_BASE + 0x400000,\
45 CONFIG_SYS_FLASH_BASE + 0x700000, }
46#else /* CONFIG_SYS_R7780MP_OLD_FLASH */
ec39d479 47/* NOR Flash (Spantion S29GL256P) */
6d0f6bcf
JCPV
48# define CONFIG_SYS_MAX_FLASH_BANKS (1)
49# define CONFIG_SYS_MAX_FLASH_SECT 256
50# define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
51#endif /* CONFIG_SYS_R7780MP_OLD_FLASH */
c133c1fb 52
6d0f6bcf 53#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024)
c133c1fb 54/* Address of u-boot image in Flash */
6d0f6bcf
JCPV
55#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
56#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
c133c1fb 57/* Size of DRAM reserved for malloc() use */
6d0f6bcf 58#define CONFIG_SYS_MALLOC_LEN (1204 * 1024)
c133c1fb 59
6d0f6bcf
JCPV
60#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
61#define CONFIG_SYS_RX_ETH_BUFFER (8)
c133c1fb 62
6d0f6bcf 63#define CONFIG_SYS_FLASH_CFI
00b1883a 64#define CONFIG_FLASH_CFI_DRIVER
6d0f6bcf
JCPV
65#undef CONFIG_SYS_FLASH_CFI_BROKEN_TABLE
66#undef CONFIG_SYS_FLASH_QUIET_TEST
c133c1fb 67/* print 'E' for empty sector on flinfo */
6d0f6bcf 68#define CONFIG_SYS_FLASH_EMPTY_INFO
c133c1fb 69
0e8d1586
JCPV
70#define CONFIG_ENV_SECT_SIZE (256 * 1024)
71#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
6d0f6bcf
JCPV
72#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
73#define CONFIG_SYS_FLASH_ERASE_TOUT 120000
74#define CONFIG_SYS_FLASH_WRITE_TOUT 500
c133c1fb
YG
75
76/* Board Clock */
77#define CONFIG_SYS_CLK_FREQ 33333333
684a501e
NI
78#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
79#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
be45c632 80#define CONFIG_SYS_TMU_CLK_DIV 4
c133c1fb
YG
81
82/* PCI Controller */
83#if defined(CONFIG_CMD_PCI)
c133c1fb 84#define CONFIG_SH4_PCI
ab8f4d40 85#define CONFIG_SH7780_PCI
06b18163
YS
86#define CONFIG_SH7780_PCI_LSR 0x07f00001
87#define CONFIG_SH7780_PCI_LAR CONFIG_SYS_SDRAM_SIZE
88#define CONFIG_SH7780_PCI_BAR CONFIG_SYS_SDRAM_SIZE
c133c1fb 89#define CONFIG_PCI_SCAN_SHOW 1
c133c1fb
YG
90#define __mem_pci
91
92#define CONFIG_PCI_MEM_BUS 0xFD000000 /* Memory space base addr */
93#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
94#define CONFIG_PCI_MEM_SIZE 0x01000000 /* Size of Memory window */
95
96#define CONFIG_PCI_IO_BUS 0xFE200000 /* IO space base address */
97#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
98#define CONFIG_PCI_IO_SIZE 0x00200000 /* Size of IO window */
04366d07
NI
99#define CONFIG_PCI_SYS_PHYS CONFIG_SYS_SDRAM_BASE
100#define CONFIG_PCI_SYS_BUS CONFIG_SYS_SDRAM_BASE
101#define CONFIG_PCI_SYS_SIZE CONFIG_SYS_SDRAM_SIZE
c133c1fb
YG
102#endif /* CONFIG_CMD_PCI */
103
104#if defined(CONFIG_CMD_NET)
c7c1dbbf 105/* AX88796L Support(NE2000 base chip) */
c133c1fb
YG
106#define CONFIG_DRIVER_AX88796L
107#define CONFIG_DRIVER_NE2000_BASE 0xA4100000
108#endif
109
110/* Compact flash Support */
fc843a02 111#if defined(CONFIG_IDE)
c133c1fb 112#define CONFIG_IDE_RESET 1
6d0f6bcf
JCPV
113#define CONFIG_SYS_PIO_MODE 1
114#define CONFIG_SYS_IDE_MAXBUS 1 /* IDE bus */
115#define CONFIG_SYS_IDE_MAXDEVICE 1
116#define CONFIG_SYS_ATA_BASE_ADDR 0xb4000000
117#define CONFIG_SYS_ATA_STRIDE 2 /* 1bit shift */
118#define CONFIG_SYS_ATA_DATA_OFFSET 0x1000 /* data reg offset */
119#define CONFIG_SYS_ATA_REG_OFFSET 0x1000 /* reg offset */
120#define CONFIG_SYS_ATA_ALT_OFFSET 0x800 /* alternate register offset */
f2a37fcd 121#define CONFIG_IDE_SWAP_IO
fc843a02 122#endif /* CONFIG_IDE */
c133c1fb
YG
123
124#endif /* __R7780RP_H */