]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/sh7757lcr.h
sh: Drop unreferenced CONFIG_* defines
[people/ms/u-boot.git] / include / configs / sh7757lcr.h
CommitLineData
8e9c897b
YS
1/*
2 * Configuation settings for the sh7757lcr board
3 *
4 * Copyright (C) 2011 Renesas Solutions Corp.
5 *
1a459660 6 * SPDX-License-Identifier: GPL-2.0+
8e9c897b
YS
7 */
8
9#ifndef __SH7757LCR_H
10#define __SH7757LCR_H
11
8e9c897b 12#define CONFIG_CPU_SH7757 1
3ed81645 13#define CONFIG_SH7757LCR_DDR_ECC 1
8e9c897b
YS
14
15#define CONFIG_SYS_TEXT_BASE 0x8ef80000
8e9c897b 16
18a40e84 17#define CONFIG_DISPLAY_BOARDINFO
8e9c897b
YS
18#undef CONFIG_SHOW_BOOT_PROGRESS
19
20/* MEMORY */
21#define SH7757LCR_SDRAM_BASE (0x80000000)
22#define SH7757LCR_SDRAM_SIZE (240 * 1024 * 1024)
23#define SH7757LCR_SDRAM_ECC_SETTING 0x0f000000 /* 240MByte */
24#define SH7757LCR_SDRAM_DVC_SIZE (16 * 1024 * 1024)
25
26#define CONFIG_SYS_LONGHELP
8e9c897b 27#define CONFIG_SYS_PBSIZE 256
8e9c897b
YS
28#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
29
30/* SCIF */
8e9c897b 31#define CONFIG_CONS_SCIF2 1
8e9c897b
YS
32
33#define CONFIG_SYS_MEMTEST_START (SH7757LCR_SDRAM_BASE)
34#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \
35 224 * 1024 * 1024)
36#undef CONFIG_SYS_ALT_MEMTEST
37#undef CONFIG_SYS_MEMTEST_SCRATCH
38#undef CONFIG_SYS_LOADS_BAUD_CHANGE
39
40#define CONFIG_SYS_SDRAM_BASE (SH7757LCR_SDRAM_BASE)
41#define CONFIG_SYS_SDRAM_SIZE (SH7757LCR_SDRAM_SIZE)
42#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + \
43 (128 + 16) * 1024 * 1024)
44
45#define CONFIG_SYS_MONITOR_BASE 0x00000000
46#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
47#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
48#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
49
8e9c897b 50/* Ether */
8e9c897b
YS
51#define CONFIG_SH_ETHER 1
52#define CONFIG_SH_ETHER_USE_PORT 0
53#define CONFIG_SH_ETHER_PHY_ADDR 1
54#define CONFIG_SH_ETHER_CACHE_WRITEBACK 1
0c2a37a5
YS
55#define CONFIG_BITBANGMII
56#define CONFIG_BITBANGMII_MULTI
a80a6619 57#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
8e9c897b
YS
58
59#define SH7757LCR_ETHERNET_MAC_BASE_SPI 0x000b0000
60#define SH7757LCR_SPI_SECTOR_SIZE (64 * 1024)
61#define SH7757LCR_ETHERNET_MAC_BASE SH7757LCR_ETHERNET_MAC_BASE_SPI
62#define SH7757LCR_ETHERNET_MAC_SIZE 17
63#define SH7757LCR_ETHERNET_NUM_CH 2
8e9c897b
YS
64
65/* Gigabit Ether */
66#define SH7757LCR_GIGA_ETHERNET_NUM_CH 2
67
68/* SPI */
69#define CONFIG_SH_SPI 1
70#define CONFIG_SH_SPI_BASE 0xfe002000
8e9c897b 71
566f63d5 72/* MMCIF */
566f63d5
YS
73#define CONFIG_SH_MMCIF 1
74#define CONFIG_SH_MMCIF_ADDR 0xffcb0000
75#define CONFIG_SH_MMCIF_CLK 48000000
76
8e9c897b
YS
77/* SH7757 board */
78#define SH7757LCR_SDRAM_PHYS_TOP 0x40000000
79#define SH7757LCR_GRA_OFFSET 0x1f000000
80#define SH7757LCR_PCIEBRG_ADDR_B0 0x000a0000
81#define SH7757LCR_PCIEBRG_SIZE_B0 (64 * 1024)
82#define SH7757LCR_PCIEBRG_ADDR 0x00090000
83#define SH7757LCR_PCIEBRG_SIZE (96 * 1024)
84
85/* ENV setting */
86#define CONFIG_ENV_IS_EMBEDDED
8e9c897b
YS
87#define CONFIG_ENV_SECT_SIZE (64 * 1024)
88#define CONFIG_ENV_ADDR (0x00080000)
89#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR)
90#define CONFIG_ENV_OVERWRITE 1
91#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
92#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
93#define CONFIG_EXTRA_ENV_SETTINGS \
94 "netboot=bootp; bootm\0"
95
96/* Board Clock */
97#define CONFIG_SYS_CLK_FREQ 48000000
684a501e
NI
98#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
99#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
8e9c897b 100#define CONFIG_SYS_TMU_CLK_DIV 4
8e9c897b 101#endif /* __SH7757LCR_H */