]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/trats.h
common: Move CONFIG_BOOTARGS to Kconfig
[people/ms/u-boot.git] / include / configs / trats.h
CommitLineData
89f95492
HK
1/*
2 * Copyright (C) 2011 Samsung Electronics
3 * Heungjun Kim <riverful.kim@samsung.com>
4 *
5 * Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board.
6 *
1a459660 7 * SPDX-License-Identifier: GPL-2.0+
89f95492
HK
8 */
9
fe601647
PW
10#ifndef __CONFIG_TRATS_H
11#define __CONFIG_TRATS_H
89f95492 12
4c7bb1d2 13#include <configs/exynos4-common.h>
fe601647 14
fe601647 15#define CONFIG_TRATS
89f95492 16
fe601647 17#define CONFIG_TIZEN /* TIZEN lib */
89f95492 18
c4e96dbf 19#define CONFIG_SYS_L2CACHE_OFF
d0460b01
ŁM
20#ifndef CONFIG_SYS_L2CACHE_OFF
21#define CONFIG_SYS_L2_PL310
22#define CONFIG_SYS_PL310_BASE 0x10502000
23#endif
89f95492 24
fe601647
PW
25/* TRATS has 4 banks of DRAM */
26#define CONFIG_NR_DRAM_BANKS 4
89f95492 27#define CONFIG_SYS_SDRAM_BASE 0x40000000
fe601647 28#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
89f95492 29#define CONFIG_SYS_TEXT_BASE 0x63300000
fe601647 30#define SDRAM_BANK_SIZE (256 << 20) /* 256 MB */
89f95492 31
fe601647
PW
32/* memtest works on */
33#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
34#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000)
35#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000)
89f95492 36
fe601647 37#define CONFIG_SYS_TEXT_BASE 0x63300000
89f95492 38
89f95492 39/* select serial console configuration */
fe601647 40#define CONFIG_SERIAL2
89f95492 41
fe601647
PW
42#define CONFIG_MACH_TYPE MACH_TYPE_TRATS
43
0a1387bf 44#define CONFIG_BOOTCOMMAND "run autoboot"
6afc3f6e 45#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
fe601647
PW
46
47#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR \
48 - GENERATED_GBL_DATA_SIZE)
49
50#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
51
52#define CONFIG_SYS_MONITOR_BASE 0x00000000
89f95492 53
89f95492
HK
54#define CONFIG_BOOTBLOCK "10"
55#define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}"
56
fe601647
PW
57#define CONFIG_SYS_MMC_ENV_DEV CONFIG_MMC_DEFAULT_DEV
58#define CONFIG_ENV_SIZE 4096
59#define CONFIG_ENV_OFFSET ((32 - 4) << 10) /* 32KiB - 4KiB */
60
61#define CONFIG_ENV_OVERWRITE
62
63#define CONFIG_ENV_VARS_UBOOT_CONFIG
64#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
65
9960d9a8
ŁM
66/* Tizen - partitions definitions */
67#define PARTS_CSA "csa-mmc"
9960d9a8 68#define PARTS_BOOT "boot"
18f3e0eb
PM
69#define PARTS_QBOOT "qboot"
70#define PARTS_CSC "csc"
9960d9a8
ŁM
71#define PARTS_ROOT "platform"
72#define PARTS_DATA "data"
9960d9a8
ŁM
73#define PARTS_UMS "ums"
74
75#define PARTS_DEFAULT \
76 "uuid_disk=${uuid_gpt_disk};" \
18f3e0eb
PM
77 "name="PARTS_CSA",start=5MiB,size=8MiB,uuid=${uuid_gpt_"PARTS_CSA"};" \
78 "name="PARTS_BOOT",size=60MiB,uuid=${uuid_gpt_"PARTS_BOOT"};" \
79 "name="PARTS_QBOOT",size=100MiB,uuid=${uuid_gpt_"PARTS_QBOOT"};" \
9960d9a8 80 "name="PARTS_CSC",size=150MiB,uuid=${uuid_gpt_"PARTS_CSC"};" \
18f3e0eb
PM
81 "name="PARTS_ROOT",size=1536MiB,uuid=${uuid_gpt_"PARTS_ROOT"};" \
82 "name="PARTS_DATA",size=3000MiB,uuid=${uuid_gpt_"PARTS_DATA"};" \
9960d9a8
ŁM
83 "name="PARTS_UMS",size=-,uuid=${uuid_gpt_"PARTS_UMS"}\0" \
84
93a1ab57 85#define CONFIG_DFU_ALT \
b7d4259a 86 "u-boot raw 0x80 0x400;" \
dcb7eb66
ŁM
87 "/uImage ext4 0 2;" \
88 "/modem.bin ext4 0 2;" \
89 "/exynos4210-trats.dtb ext4 0 2;" \
18f3e0eb 90 ""PARTS_CSA" part 0 1;" \
cdd15bce 91 ""PARTS_BOOT" part 0 2;" \
18f3e0eb
PM
92 ""PARTS_QBOOT" part 0 3;" \
93 ""PARTS_CSC" part 0 4;" \
cdd15bce
ŁM
94 ""PARTS_ROOT" part 0 5;" \
95 ""PARTS_DATA" part 0 6;" \
a0afc6f3 96 ""PARTS_UMS" part 0 7;" \
0a1387bf
ŁM
97 "params.bin raw 0x38 0x8;" \
98 "/Image.itb ext4 0 2\0"
93a1ab57 99
89f95492
HK
100#define CONFIG_EXTRA_ENV_SETTINGS \
101 "bootk=" \
425e26de
PW
102 "run loaduimage;" \
103 "if run loaddtb; then " \
104 "bootm 0x40007FC0 - ${fdtaddr};" \
105 "fi;" \
106 "bootm 0x40007FC0;\0" \
89f95492 107 "updatebackup=" \
188c42b3
JC
108 "mmc dev 0 2; mmc write 0 0x42100000 0 0x200;" \
109 "mmc dev 0 0\0" \
89f95492
HK
110 "updatebootb=" \
111 "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
112 "lpj=lpj=3981312\0" \
113 "nfsboot=" \
35777e22 114 "setenv bootargs root=/dev/nfs rw " \
89f95492
HK
115 "nfsroot=${nfsroot},nolock,tcp " \
116 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
117 "${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \
118 "; run bootk\0" \
119 "ramfsboot=" \
35777e22 120 "setenv bootargs root=/dev/ram0 rw rootfstype=ext2 " \
89f95492
HK
121 "${console} ${meminfo} " \
122 "initrd=0x43000000,8M ramdisk=8192\0" \
123 "mmcboot=" \
35777e22 124 "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
89f95492 125 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
425e26de 126 "run bootk\0" \
35777e22 127 "bootchart=setenv opts init=/sbin/bootchartd; run bootcmd\0" \
89f95492
HK
128 "boottrace=setenv opts initcall_debug; run bootcmd\0" \
129 "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
130 "verify=n\0" \
131 "rootfstype=ext4\0" \
132 "console=" CONFIG_DEFAULT_CONSOLE \
133 "meminfo=crashkernel=32M@0x50000000\0" \
134 "nfsroot=/nfsroot/arm\0" \
135 "bootblock=" CONFIG_BOOTBLOCK "\0" \
35777e22 136 "loaduimage=ext4load mmc ${mmcdev}:${mmcbootpart} 0x40007FC0 uImage\0" \
4ef400b9 137 "loaddtb=ext4load mmc ${mmcdev}:${mmcbootpart} ${fdtaddr} " \
ba223bb2 138 "${fdtfile}\0" \
89f95492
HK
139 "mmcdev=0\0" \
140 "mmcbootpart=2\0" \
35777e22 141 "mmcrootpart=5\0" \
93a1ab57 142 "opts=always_resume=1\0" \
9960d9a8 143 "partitions=" PARTS_DEFAULT \
35777e22
ŁM
144 "dfu_alt_info=" CONFIG_DFU_ALT \
145 "spladdr=0x40000100\0" \
146 "splsize=0x200\0" \
147 "splfile=falcon.bin\0" \
148 "spl_export=" \
149 "setexpr spl_imgsize ${splsize} + 8 ;" \
dc993a65 150 "setenv spl_imgsize 0x${spl_imgsize};" \
35777e22
ŁM
151 "setexpr spl_imgaddr ${spladdr} - 8 ;" \
152 "setexpr spl_addr_tmp ${spladdr} - 4 ;" \
153 "mw.b ${spl_imgaddr} 0x00 ${spl_imgsize};run loaduimage;" \
154 "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
155 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo};" \
156 "spl export atags 0x40007FC0;" \
157 "crc32 ${spladdr} ${splsize} ${spl_imgaddr};" \
158 "mw.l ${spl_addr_tmp} ${splsize};" \
159 "ext4write mmc ${mmcdev}:${mmcbootpart}" \
160 " /${splfile} ${spl_imgaddr} ${spl_imgsize};" \
161 "setenv spl_imgsize;" \
162 "setenv spl_imgaddr;" \
ba223bb2 163 "setenv spl_addr_tmp;\0" \
0a1387bf 164 CONFIG_EXTRA_ENV_ITB \
ba223bb2 165 "fdtaddr=40800000\0" \
ba223bb2 166
35777e22 167/* Falcon mode definitions */
fe601647 168#define CONFIG_SYS_SPL_ARGS_ADDR CONFIG_SYS_SDRAM_BASE + 0x100
89f95492 169
9960d9a8 170/* GPT */
aafd2c5d 171#define CONFIG_RANDOM_UUID
9960d9a8 172
e0021706
PM
173/* Security subsystem - enable hw_rand() */
174#define CONFIG_EXYNOS_ACE_SHA
175#define CONFIG_LIB_HW_RAND
176
679549d1
PM
177/* Common misc for Samsung */
178#define CONFIG_MISC_COMMON
179
180#define CONFIG_MISC_INIT_R
181
00e64ab6
PM
182/* Download menu - Samsung common */
183#define CONFIG_LCD_MENU
184#define CONFIG_LCD_MENU_BOARD
185
186/* Download menu - definitions for check keys */
187#ifndef __ASSEMBLY__
00e64ab6
PM
188
189#define KEY_PWR_PMIC_NAME "MAX8997_PMIC"
190#define KEY_PWR_STATUS_REG MAX8997_REG_STATUS1
191#define KEY_PWR_STATUS_MASK (1 << 0)
192#define KEY_PWR_INTERRUPT_REG MAX8997_REG_INT1
193#define KEY_PWR_INTERRUPT_MASK (1 << 0)
194
9b97b727
AS
195#define KEY_VOL_UP_GPIO EXYNOS4_GPIO_X20
196#define KEY_VOL_DOWN_GPIO EXYNOS4_GPIO_X21
00e64ab6
PM
197#endif /* __ASSEMBLY__ */
198
199/* LCD console */
200#define LCD_BPP LCD_COLOR16
00e64ab6 201
51b1cd6d 202/* LCD */
2df21cb3 203#define CONFIG_BMP_16BPP
51b1cd6d 204#define CONFIG_FB_ADDR 0x52504000
51b1cd6d 205#define CONFIG_EXYNOS_MIPI_DSIM
90464971 206#define CONFIG_VIDEO_BMP_GZIP
903afe18 207#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE ((500 * 160 * 4) + 54)
51b1cd6d 208
89f95492 209#endif /* __CONFIG_H */