]>
Commit | Line | Data |
---|---|---|
aa881ecd PT |
1 | 2021-01-07 Philipp Tomsich <prt@gnu.org> |
2 | ||
3 | * elfxx-riscv.c (riscv_std_z_ext_strtab): Added zihintpause. | |
4 | ||
2652cfad CXW |
5 | 2021-01-07 Claire Xenia Wolf <claire@symbioticeda.com> |
6 | Jim Wilson <jimw@sifive.com> | |
7 | Andrew Waterman <andrew@sifive.com> | |
8 | Maxim Blinov <maxim.blinov@embecosm.com> | |
9 | Kito Cheng <kito.cheng@sifive.com> | |
10 | Nelson Chu <nelson.chu@sifive.com> | |
11 | ||
12 | * elfxx-riscv.c (riscv_std_z_ext_strtab): Added zba, zbb and zbc. | |
13 | ||
d4e57b87 L |
14 | 2021-01-06 H.J. Lu <hongjiu.lu@intel.com> |
15 | ||
16 | * elf32-bfin.c (bfin_check_relocs): Check bfd_link_hash_indirect. | |
17 | (bfinfdpic_check_relocs): Likewise. | |
18 | ||
599c86c4 AM |
19 | 2021-01-06 Alan Modra <amodra@gmail.com> |
20 | ||
21 | * elf32-score.c (s3_bfd_score_info_to_howto): Report an error | |
22 | on unknown r_type. | |
23 | * elf32-score7.c (s7_bfd_score_info_to_howto): Likewise. | |
24 | ||
3677b729 AM |
25 | 2021-01-06 Alan Modra <amodra@gmail.com> |
26 | ||
27 | * config.bfd (sparc-*-solaris2*): Add sparc_elf32_vec. | |
28 | (sparc64-*-solaris2*): Add sparc_elf64_vec and | |
29 | sparc_elf32_vec. | |
30 | ||
fbc09e7a MC |
31 | 2021-01-06 Marcus Comstedt <marcus@mc.pp.se> |
32 | ||
33 | * config.bfd: Added targets riscv64be*-*-*, riscv32be*-*-* and | |
34 | riscvbe*-*-*. Also added riscv_elf[32|64]_be_vec. | |
35 | * configure.ac: Handle riscv_elf[32|64]_be_vec. | |
36 | * configure: Regenerate. | |
37 | * elfnn-riscv.c: Include <limits.h> and define CHAR_BIT for | |
38 | riscv_is_insn_reloc. | |
39 | (riscv_get_insn): RISC-V instructions are always little endian, but | |
40 | bfd_get may be used for big-endian, so add new riscv_get_insn to handle | |
41 | the insturctions. | |
42 | (riscv_put_insn): Likewsie. | |
43 | (riscv_is_insn_reloc): Check if we are relocaing an instruction. | |
44 | (perform_relocation): Call riscv_is_insn_reloc to decide if we should | |
45 | use riscv_[get|put]_insn or bfd_[get|put]. | |
46 | (riscv_zero_pcrel_hi_reloc): Use riscv_[get|put]_insn, bfd_[get|put]l32 | |
47 | or bfd_[get|put]l16 for code. | |
48 | (riscv_elf_relocate_section): Likewise. | |
49 | (riscv_elf_finish_dynamic_symbol): Likewise. | |
50 | (riscv_elf_finish_dynamic_sections): Likewise. | |
51 | (_bfd_riscv_relax_call): Likewise. | |
52 | (_bfd_riscv_relax_lui): Likewise. | |
53 | (_bfd_riscv_relax_align): Likewise. | |
54 | (_bfd_riscv_relax_pc): Likewise. | |
55 | (riscv_elf_object_p): Handled for big endian. | |
56 | (TARGET_BIG_SYM, TARGET_BIG_NAME): Defined. | |
57 | * targets.c: Add riscv_elf[32|64]_be_vec. | |
58 | (_bfd_target_vector): Likewise. | |
59 | ||
c8bad65e AM |
60 | 2021-01-05 Alan Modra <amodra@gmail.com> |
61 | ||
62 | * elflink.c (bfd_elf_link_record_dynamic_symbol): Handle no_export | |
63 | for relocatable executable. | |
64 | ||
de6a7ee4 AM |
65 | 2021-01-05 Alan Modra <amodra@gmail.com> |
66 | ||
67 | * vms-alpha.c (_bfd_vms_slurp_egsd): Read flags after size check. | |
68 | ||
18b98722 NC |
69 | 2021-01-05 Nelson Chu <nelson.chu@sifive.com> |
70 | ||
71 | * elfnn-riscv.c (allocate_dynrelocs): When we are generating pde, | |
72 | make sure gp symbol is output as a dynamic symbol. | |
73 | ||
cd6d537c L |
74 | 2021-01-04 H.J. Lu <hongjiu.lu@intel.com> |
75 | ||
76 | PR ld/26256 | |
77 | * elflink.c (compare_link_order): Place unordered sections before | |
78 | ordered sections. | |
79 | (elf_fixup_link_order): Add a link info argument. Allow mixed | |
80 | ordered and unordered input sections for non-relocatable link. | |
81 | Sort the consecutive bfd_indirect_link_order sections with the | |
82 | same pattern. Change the offsets of the bfd_indirect_link_order | |
83 | sections only. | |
84 | (bfd_elf_final_link): Pass info to elf_fixup_link_order. | |
85 | * section.c (bfd_section): Add pattern. | |
86 | (BFD_FAKE_SECTION): Initialize pattern to NULL. | |
87 | * bfd-in2.h: Regenerated. | |
88 | ||
dbb078f6 AF |
89 | 2021-01-04 Alexander Fedotov <alfedotov@gmail.com> |
90 | ||
91 | * elf32-arm.c (elf32_arm_print_private_bfd_data): Prefix hex value | |
92 | of private flags with 0x. | |
93 | * elfnn-aarch64.c (elfNN_aarch64_print_private_bfd_data): Likewise. | |
94 | ||
5b4293ba AM |
95 | 2021-01-04 Alan Modra <amodra@gmail.com> |
96 | ||
97 | PR 26822 | |
98 | * elflink.c (elf_link_input_bfd): Use the file base name in | |
99 | linker generated STT_FILE symbols. | |
100 | ||
4c0e540e NC |
101 | 2021-01-04 Nelson Chu <nelson.chu@sifive.com> |
102 | ||
103 | * elfxx-riscv.c (riscv_compare_subsets): Removed static. | |
104 | * elfxx-riscv.h: Add declaration. | |
105 | * elfnn-riscv.c (riscv_merge_multi_letter_ext): Use | |
106 | riscv_compare_subsets to check the orders. | |
107 | (riscv_skip_prefix): Removed. | |
108 | (riscv_prefix_cmp): Removed. | |
109 | ||
e9cf3691 AM |
110 | 2021-01-04 Alan Modra <amodra@gmail.com> |
111 | ||
112 | PR 26741 | |
113 | * elfxx-riscv.c (riscv_parse_prefixed_ext): Free subset after | |
114 | calculating subset version length. | |
115 | ||
f9a6a8f0 AM |
116 | 2021-01-01 Nicolas Boulenguez <nicolas@debian.org> |
117 | ||
118 | * xcofflink.c: Correct spelling in comments. | |
119 | ||
250d07de AM |
120 | 2021-01-01 Alan Modra <amodra@gmail.com> |
121 | ||
122 | Update year range in copyright notice of all files. | |
123 | ||
c2795844 | 124 | For older changes see ChangeLog-2020 |
3499769a | 125 | \f |
c2795844 | 126 | Copyright (C) 2021 Free Software Foundation, Inc. |
3499769a AM |
127 | |
128 | Copying and distribution of this file, with or without modification, | |
129 | are permitted in any medium without royalty provided the copyright | |
130 | notice and this notice are preserved. | |
131 | ||
132 | Local Variables: | |
133 | mode: change-log | |
134 | left-margin: 8 | |
135 | fill-column: 74 | |
136 | version-control: never | |
137 | End: |