]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/NEWS
Update year range in copyright notice of binutils files
[thirdparty/binutils-gdb.git] / gas / NEWS
CommitLineData
252b5132 1-*- text -*-
6d96a594 2
58bf9b6a
L
3* Add support for Intel AVX VNNI instructions.
4
c1fa250a
LC
5* Add support for Intel HRESET instruction.
6
f64c42a9
LC
7* Add support for Intel UINTR instructions.
8
6d96a594
C
9* Support non-absolute segment values for i386 lcall and ljmp.
10
b71702f1
NC
11* When setting the link order attribute of ELF sections, it is now possible to
12 use a numeric section index instead of symbol name.
42c36b73 13
a3a02fe8
PW
14* Add support for Cortex-A78, Cortex-A78AE, Cortex-A78C and Cortex-X1 for
15 AArch64 and ARM.
b71702f1 16 Add support for Cortex-R82, Neoverse V1, and Neoverse N2 for ARM.
77718e5b 17
b71702f1 18* Add support for ETMv4 (Embedded Trace Macrocell), ETE (Embedded Trace
6278c6a6
PW
19 Extension), TRBE (Trace Buffer Extension), CSRE (Call Stack Recorder
20 Extension) and BRBE (Branch Record Buffer Extension) system registers for
21 AArch64.
c81946ef 22
8926e54e 23* Add support for Armv8-R and Armv8.7-A AArch64.
c81946ef 24
a984d94a 25* Add support for DSB memory nXS barrier, WFET and WFIT instruction for Armv8.7
82503ca7 26 AArch64.
fd195909 27
dd4a72c8 28* Add support for +csre feature for -march. Add CSR PDEC instruction for CSRE
e64441b1
PW
29 feature in AArch64.
30
31* Add support for +flagm feature for -march in Armv8.4 AArch64.
dd4a72c8 32
fd65497d
PW
33* Add support for +ls64 feature for -march in Armv8.7 AArch64. Add atomic
34 64-byte load/store instructions for this feature.
35
3f4ff088
PW
36* Add support for +pauth (Pointer Authentication) feature for -march in
37 AArch64.
38
81d54bb7 39* Add support for Intel TDX instructions.
96a84ea3 40
c4694f17
TG
41* Add support for Intel Key Locker instructions.
42
b1766e7c
NC
43* Added a .nop directive to generate a single no-op instruction in a target
44 neutral manner. This instruction does have an effect on DWARF line number
45 generation, if that is active.
46
a0522545
ML
47* Removed --reduce-memory-overheads and --hash-size as gas now
48 uses hash tables that can be expand and shrink automatically.
49
789198ca
L
50* Add {disp16} pseudo prefix to x86 assembler.
51
260cd341
LC
52* Add support for Intel AMX instructions.
53
939b95c7
L
54* Configure with --enable-x86-used-note by default for Linux/x86.
55
99fabbc9
JL
56* Add support for the SHF_GNU_RETAIN flag, which can be applied to
57 sections using the 'R' flag in the .section directive.
58 SHF_GNU_RETAIN specifies that the section should not be garbage
59 collected by the linker. It requires the GNU or FreeBSD ELF OSABIs.
60
b115b9fd
NC
61Changes in 2.35:
62
bbd19b19
L
63* X86 NaCl target support is removed.
64
6914be53
L
65* Extend .symver directive to update visibility of the original symbol
66 and assign one original symbol to different versioned symbols.
67
6e0e8b45
L
68* Add support for Intel SERIALIZE and TSXLDTRK instructions.
69
9e8f1c90
L
70* Add -mlfence-after-load=, -mlfence-before-indirect-branch= and
71 -mlfence-before-ret= options to x86 assembler to help mitigate
72 CVE-2020-0551.
73
5496f3c6
NC
74* Add --gdwarf-5 option to the assembler to generate DWARF 5 debug output
75 (if such output is being generated). Added the ability to generate
76 version 5 .debug_line sections.
77
251dae91
TC
78* Add -mbig-obj support to i386 MingW targets.
79
ae774686
NC
80Changes in 2.34:
81
5eb617a7
L
82* Add -malign-branch-boundary=NUM, -malign-branch=TYPE[+TYPE...],
83 -malign-branch-prefix-size=NUM and -mbranches-within-32B-boundaries
84 options to x86 assembler to align branches within a fixed boundary
85 with segment prefixes or NOPs.
86
6655dba2
SB
87* Add support for Zilog eZ80 and Zilog Z180 CPUs.
88
89* Add support for z80-elf target.
90
91* Add support for relocation of each byte or word of multibyte value to Z80
92 targets (just use right shift to 0, 8, 16, or 24 bits or AND operation
93 with 0xff/0xffff mask): ld a, label >> 16 \ ld hl, label & 0xffff
94
95* Add SDCC support for Z80 targets.
96
60391a25
PB
97Changes in 2.33:
98
7738ddb4
MM
99* Add support for the Arm Scalable Vector Extension version 2 (SVE2)
100 instructions.
101
102* Add support for the Arm Transactional Memory Extension (TME)
103 instructions.
104
514bbb0f
AV
105* Add support for the Armv8.1-M Mainline and M-profile Vector Extension (MVE)
106 instructions.
107
b20d3859
BW
108* For MIPS, Add -m[no-]fix-loongson3-llsc option to fix (or not) Loongson3
109 LLSC Errata. Add a --enable-mips-fix-loongson3-llsc=[yes|no] configure
110 time option to set the default behavior. Set the default if the configure
111 option is not used to "no".
6f2117ba 112
546053ac
DZ
113* Add support for the Arm Cortex-A76AE, Cortex-A77 and Cortex-M35P
114 processors.
115
116* Add support for the AArch64 Cortex-A34, Cortex-A65, Cortex-A65AE,
117 Cortex-A76AE, and Cortex-A77 processors.
118
b20d3859
BW
119* Add .float16 directive for both Arm and AArch64 to allow encoding of 16-bit
120 floating point literals. Add .float16_format directive and
121 -mfp16-format=[ieee|alternative] option for Arm to control the format of the
122 encoding.
123
66f8b2cb
AB
124* Add --gdwarf-cie-version command line flag. This allows control over which
125 version of DWARF CIE the assembler creates.
126
f974f26c
NC
127Changes in 2.32:
128
03751133
L
129* Add -mvexwig=[0|1] option to x86 assembler to control encoding of
130 VEX.W-ignored (WIG) VEX instructions.
131
b4a3a7b4
L
132* Add -mx86-used-note=[yes|no] option to generate (or not) x86 GNU property
133 notes. Add a --enable-x86-used-note configure time option to set the
134 default behavior. Set the default if the configure option is not used
135 to "no".
136
a693765e
CX
137* Add support for the MIPS Loongson EXTensions R2 (EXT2) instructions.
138
bdc6c06e
CX
139* Add support for the MIPS Loongson EXTensions (EXT) instructions.
140
716c08de
CX
141* Add support for the MIPS Loongson Content Address Memory (CAM) ASE.
142
b8891f8d
AJ
143* Add support for the C-SKY processor series.
144
8095d2f7
CX
145* Add support for the MIPS Loongson MultiMedia extensions Instructions (MMI)
146 ASE.
147
719d8288
NC
148Changes in 2.31:
149
fc6141f0
NC
150* The ADR and ADRL pseudo-instructions supported by the ARM assembler
151 now only set the bottom bit of the address of thumb function symbols
152 if the -mthumb-interwork command line option is active.
153
6f20c942
FS
154* Add support for the MIPS Global INValidate (GINV) ASE.
155
730c3174
SE
156* Add support for the MIPS Cyclic Redudancy Check (CRC) ASE.
157
7b4ae824
JD
158* Add support for the Freescale S12Z architecture.
159
0df8ad28
NC
160* Add --generate-missing-build-notes=[yes|no] option to create (or not) GNU
161 Build Attribute notes if none are present in the input sources. Add a
162 --enable-generate-build-notes=[yes|no] configure time option to set the
163 default behaviour. Set the default if the configure option is not used
164 to "no".
165
bd5dea88
L
166* Remove -mold-gcc command-line option for x86 targets.
167
b6f8c7c4
L
168* Add -O[2|s] command-line options to x86 assembler to enable alternate
169 shorter instruction encoding.
170
8f065d3b 171* Add support for .nops directive. It is currently supported only for
62a02d25
L
172 x86 targets.
173
9176ac5b
NC
174Changes in 2.30:
175
ba8826a8
AO
176* Add support for loaction views in DWARF debug line information.
177
55a09eb6
TG
178Changes in 2.29:
179
a91e1603
L
180* Add support for ELF SHF_GNU_MBIND.
181
f96bd6c2
PC
182* Add support for the WebAssembly file format and wasm32 ELF conversion.
183
7e0de605 184* PowerPC gas now checks that the correct register class is used in
ece5dcc1
AM
185 instructions. For instance, "addi %f4,%cr3,%r31" warns three times
186 that the registers are invalid.
7e0de605 187
93f11b16
DD
188* Add support for the Texas Instruments PRU processor.
189
0cda1e19
TP
190* Support for the ARMv8-R architecture and Cortex-R52 processor has been
191 added to the ARM port.
ced40572 192
9703a4ef
TG
193Changes in 2.28:
194
e23eba97
NC
195* Add support for the RISC-V architecture.
196
b19ea8d2 197* Add support for the ARM Cortex-M23 and Cortex-M33 processors.
ce1b0a45 198
96a84ea3
TG
199Changes in 2.27:
200
4e3e1fdf
L
201* Default to --enable-compressed-debug-sections=gas for Linux/x86 targets.
202
2edb36e7
NC
203* Add --no-pad-sections to stop the assembler from padding the end of output
204 sections up to their alignment boundary.
205
15afaa63
TP
206* Support for the ARMv8-M architecture has been added to the ARM port. Support
207 for the ARMv8-M Security and DSP Extensions has also been added to the ARM
208 port.
209
f36e33da
CZ
210* ARC backend accepts .extInstruction, .extCondCode, .extAuxRegister, and
211 .extCoreRegister pseudo-ops that allow an user to define custom
212 instructions, conditional codes, auxiliary and core registers.
213
b8871f35
L
214* Add a configure option --enable-elf-stt-common to decide whether ELF
215 assembler should generate common symbols with the STT_COMMON type by
216 default. Default to no.
217
a05a5b64 218* New command-line option --elf-stt-common= for ELF targets to control
b8871f35
L
219 whether to generate common symbols with the STT_COMMON type.
220
9fb71ee4
NC
221* Add ability to set section flags and types via numeric values for ELF
222 based targets.
81c23f82 223
0cb4071e
L
224* Add a configure option --enable-x86-relax-relocations to decide whether
225 x86 assembler should generate relax relocations by default. Default to
226 yes, except for x86 Solaris targets older than Solaris 12.
227
a05a5b64 228* New command-line option -mrelax-relocations= for x86 target to control
0cb4071e
L
229 whether to generate relax relocations.
230
a05a5b64 231* New command-line option -mfence-as-lock-add=yes for x86 target to encode
9d3fc4e1
L
232 lfence, mfence and sfence as "lock addl $0x0, (%[re]sp)".
233
4670103e
CZ
234* Add assembly-time relaxation option for ARC cpus.
235
9004b6bd
AB
236* Add --with-cpu=TYPE configure option for ARC gas. This allows the default
237 cpu type to be adjusted at configure time.
238
7feec526
TG
239Changes in 2.26:
240
edeefb67
L
241* Add a configure option --enable-compressed-debug-sections={all,gas} to
242 decide whether DWARF debug sections should be compressed by default.
e12fe555 243
886a2506
NC
244* Add support for the ARC EM/HS, and ARC600/700 architectures. Remove
245 assembler support for Argonaut RISC architectures.
246
d02603dc
NC
247* Symbol and label names can now be enclosed in double quotes (") which allows
248 them to contain characters that are not part of valid symbol names in high
249 level languages.
250
f33026a9
MW
251* Added the correctly spelled -march=armv6kz, for ARMv6KZ support. The
252 previous spelling, -march=armv6zk, is still accepted.
253
88f0ea34
MW
254* Support for the ARMv8.1 architecture has been added to the Aarch64 port.
255 Support for the individual ARMv8.1 Adv.SIMD, LOR and PAN architecture
256 extensions has also been added to the Aarch64 port.
257
a5932920
MW
258* Support for the ARMv8.1 architecture has been added to the ARM port. Support
259 for the individual ARMv8.1 Adv.SIMD and PAN architecture extensions has also
260 been added to the ARM port.
261
ea556d25
L
262* Extend --compress-debug-sections option to support
263 --compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi] for ELF
264 targets.
265
0d2b51ad
L
266* --compress-debug-sections is turned on for Linux/x86 by default.
267
c50415e2
TG
268Changes in 2.25:
269
f36e8886
BS
270* Add support for the AVR Tiny microcontrollers.
271
73589c9d
CS
272* Replace support for openrisc and or32 with support for or1k.
273
2e6976a8 274* Enhanced the ARM port to accept the assembler output from the CodeComposer
a05a5b64 275 Studio tool. Support is enabled via the new command-line option -mccs.
2e6976a8 276
35c08157
KLC
277* Add support for the Andes NDS32.
278
58ca03a2
TG
279Changes in 2.24:
280
13761a11
NC
281* Add support for the Texas Instruments MSP430X processor.
282
a05a5b64 283* Add -gdwarf-sections command-line option to enable per-code-section
b40bf0a2
NC
284 generation of DWARF .debug_line sections.
285
36591ba1
SL
286* Add support for Altera Nios II.
287
a3c62988
NC
288* Add support for the Imagination Technologies Meta processor.
289
5bf135a7
NC
290* Add support for the v850e3v5.
291
e8044f35
RS
292* Remove assembler support for MIPS ECOFF targets.
293
af18cb59
TG
294Changes in 2.23:
295
da2bb560
NC
296* Add support for the 64-bit ARM architecture: AArch64.
297
6927f982
NC
298* Add support for S12X processor.
299
b9c361e0
JL
300* Add support for the VLE extension to the PowerPC architecture.
301
f6c1a2d5
NC
302* Add support for the Freescale XGATE architecture.
303
fa94de6b
RM
304* Add support for .bundle_align_mode, .bundle_lock, and .bundle_unlock
305 directives. These are currently available only for x86 and ARM targets.
306
99c513f6
DD
307* Add support for the Renesas RL78 architecture.
308
cfb8c092
NC
309* Add support for the Adapteva EPIPHANY architecture.
310
fe13e45b 311* For x86, allow 'rep bsf', 'rep bsr', and 'rep ret' syntax.
29c048b6 312
a7142d94
TG
313Changes in 2.22:
314
69f56ae1 315* Add support for the Tilera TILEPro and TILE-Gx architectures.
44f45767 316
90b3661c 317Changes in 2.21:
44f45767 318
5fec8599
L
319* Gas no longer requires doubling of ampersands in macros.
320
40b36596
JM
321* Add support for the TMS320C6000 (TI C6X) processor family.
322
31907d5e
DK
323* GAS now understands an extended syntax in the .section directive flags
324 for COFF targets that allows the section's alignment to be specified. This
325 feature has also been backported to the 2.20 release series, starting with
326 2.20.1.
327
c7927a3c
NC
328* Add support for the Renesas RX processor.
329
a05a5b64 330* New command-line option, --compress-debug-sections, which requests
700c4060
CC
331 compression of DWARF debug information sections in the relocatable output
332 file. Compressed debug sections are supported by readelf, objdump, and
333 gold, but not currently by Gnu ld.
334
81c23f82
TG
335Changes in 2.20:
336
1cd986c5
NC
337* Added support for v850e2 and v850e2v3.
338
3e7a7d11
NC
339* GNU/Linux targets now supports "gnu_unique_object" as a value in the .type
340 pseudo op. It marks the symbol as being globally unique in the entire
341 process.
342
c921be7d
NC
343* ARM assembler now supports .inst[.nw] pseudo-ops to insert opcodes specified
344 in binary rather than text.
6e33da12 345
c1711530
DK
346* Add support for common symbol alignment to PE formats.
347
92846e72
CC
348* Add support for the new discriminator column in the DWARF line table,
349 with a discriminator operand for the .loc directive.
350
c3b7224a
NC
351* Add support for Sunplus score architecture.
352
d8045f23
NC
353* The .type pseudo-op now accepts a type of STT_GNU_IFUNC which can be used to
354 indicate that if the symbol is the target of a relocation, its value should
355 not be use. Instead the function should be invoked and its result used as
356 the value.
fa94de6b 357
84e94c90
NC
358* Add support for Lattice Mico32 (lm32) architecture.
359
fa94de6b 360* Add support for Xilinx MicroBlaze architecture.
caa03924 361
6e33da12
TG
362Changes in 2.19:
363
4f6d9c90
DJ
364* New pseudo op .cfi_val_encoded_addr, to record constant addresses in unwind
365 tables without runtime relocation.
366
a05a5b64 367* New command-line option, -h-tick-hex, for sh, m32c, and h8/300 targets, which
6fd4f6cc
DD
368 adds compatibility with H'00 style hex constants.
369
a05a5b64 370* New command-line option, -msse-check=[none|error|warning], for x86
daf50ae7
L
371 targets.
372
a05a5b64 373* New sub-option added to the assembler's -a command-line switch to
83f10cb2
NC
374 generate a listing output. The 'g' sub-option will insert into the listing
375 various information about the assembly, such as assembler version, the
a05a5b64 376 command-line options used, and a time stamp.
83f10cb2 377
a05a5b64 378* New command-line option -msse2avx for x86 target to encode SSE
c0f3af97
L
379 instructions with VEX prefix.
380
f1f8f695 381* Add Intel XSAVE, EPT, MOVBE, AES, PCLMUL, AVX/FMA support for x86 target.
c0f3af97 382
a05a5b64 383* New command-line options, -march=CPU[,+EXTENSION...], -mtune=CPU,
ae40c993
L
384 -mmnemonic=[att|intel], -msyntax=[att|intel], -mindex-reg,
385 -mnaked-reg and -mold-gcc, for x86 targets.
386
38a57ae7
NC
387* Support for generating wide character strings has been added via the new
388 pseudo ops: .string16, .string32 and .string64.
389
85f10a01
MM
390* Support for SSE5 has been added to the i386 port.
391
7c3d153f
NC
392Changes in 2.18:
393
ec2655a6
NC
394* The GAS sources are now released under the GPLv3.
395
3d3d428f
NC
396* Support for the National Semiconductor CR16 target has been added.
397
3f9ce309
AM
398* Added gas .reloc pseudo. This is a low-level interface for creating
399 relocations.
400
99ad8390
NC
401* Add support for x86_64 PE+ target.
402
1c0d3aa6 403* Add support for Score target.
83518699 404
ec2655a6
NC
405Changes in 2.17:
406
d70c5fc7
NC
407* Support for the Infineon XC16X has been added by KPIT Cummins Infosystems.
408
08333dc4
NS
409* Support for ms2 architecture has been added.
410
b7b8fb1d
NC
411* Support for the Z80 processor family has been added.
412
3e8a519c
MM
413* Add support for the "@<file>" syntax to the command line, so that extra
414 switches can be read from <file>.
415
a05a5b64 416* The SH target supports a new command-line switch --enable-reg-prefix which,
37dedf66
NC
417 if enabled, will allow register names to be optionally prefixed with a $
418 character. This allows register names to be distinguished from label names.
fa94de6b 419
6eaeac8a
JB
420* Macros with a variable number of arguments are now supported. See the
421 documentation for how this works.
422
4bdd3565
NC
423* Added --reduce-memory-overheads switch to reduce the size of the hash
424 tables used, at the expense of longer assembly times, and
425 --hash-size=<NUMBER> to set the size of the hash tables used by gas.
426
5e75c3ab
JB
427* Macro names and macro parameter names can now be any identifier that would
428 also be legal as a symbol elsewhere. For macro parameter names, this is
429 known to cause problems in certain sources when the respective target uses
430 characters inconsistently, and thus macro parameter references may no longer
431 be recognized as such (see the documentation for details).
fa94de6b 432
d2c5f73e
NC
433* Support the .f_floating, .d_floating, .g_floating and .h_floating directives
434 for the VAX target in order to be more compatible with the VAX MACRO
435 assembler.
436
a05a5b64 437* New command-line option -mtune=[itanium1|itanium2] for IA64 targets.
8c2fda1d 438
957d91c1
NC
439Changes in 2.16:
440
fffeaa5f
JB
441* Redefinition of macros now results in an error.
442
a05a5b64 443* New command-line option -mhint.b=[ok|warning|error] for IA64 targets.
91d777ee 444
a05a5b64 445* New command-line option -munwind-check=[warning|error] for IA64
970d6792
L
446 targets.
447
f1dab70d
JB
448* The IA64 port now uses automatic dependency violation removal as its default
449 mode.
450
7499d566
NC
451* Port to MAXQ processor contributed by HCL Tech.
452
7ed4c4c5
NC
453* Added support for generating unwind tables for ARM ELF targets.
454
a05a5b64 455* Add a -g command-line option to generate debug information in the target's
329e276d
NC
456 preferred debug format.
457
1fe1f39c
NC
458* Support for the crx-elf target added.
459
1a320fbb 460* Support for the sh-symbianelf target added.
1fe1f39c 461
0503b355
BF
462* Added a pseudo-op (.secrel32) to generate 32 bit section relative relocations
463 on pe[i]-i386; required for this target's DWARF 2 support.
464
6b6e92f4
NC
465* Support for Motorola MCF521x/5249/547x/548x added.
466
fd99574b
NC
467* Support for ColdFire EMAC instructions added and Motorola syntax for MAC/EMAC
468 instrucitons.
469
a05a5b64 470* New command-line option -mno-shared for MIPS ELF targets.
aa6975fb 471
a05a5b64 472* New command-line option --alternate and pseudo-ops .altmacro and .noaltmacro
caa32fe5
NC
473 added to enter (and leave) alternate macro syntax mode.
474
0477af35
NC
475Changes in 2.15:
476
7a7f4e42
CD
477* The MIPS -membedded-pic option (Embedded-PIC code generation) is
478 deprecated and will be removed in a future release.
479
6edf0760
NC
480* Added PIC m32r Linux (ELF) and support to M32R assembler.
481
09d92015
MM
482* Added support for ARM V6.
483
88da98f3
MS
484* Added support for sh4a and variants.
485
eb764db8
NC
486* Support for Renesas M32R2 added.
487
88da98f3
MS
488* Limited support for Mapping Symbols as specified in the ARM ELF
489 specification has been added to the arm assembler.
ed769ec1 490
0bbf2aa4
NC
491* On ARM architectures, added a new gas directive ".unreq" that undoes
492 definitions created by ".req".
493
3e602632
NC
494* Support for Motorola ColdFire MCF528x added.
495
05da4302
NC
496* Added --gstabs+ switch to enable the generation of STABS debug format
497 information with GNU extensions.
fa94de6b 498
6a265366
CD
499* Added support for MIPS64 Release 2.
500
8ad30312
NC
501* Added support for v850e1.
502
12b55ccc
L
503* Added -n switch for x86 assembler. By default, x86 GAS replaces
504 multiple nop instructions used for alignment within code sections
505 with multi-byte nop instructions such as leal 0(%esi,1),%esi. This
506 switch disables the optimization.
507
78849248
ILT
508* Removed -n option from MIPS assembler. It was not useful, and confused the
509 existing -non_shared option.
510
43c58ae6
CD
511Changes in 2.14:
512
69be0a2b
CD
513* Added support for MIPS32 Release 2.
514
e8fd7476
NC
515* Added support for Xtensa architecture.
516
e16bb312
NC
517* Support for Intel's iWMMXt processor (an ARM variant) added.
518
cce4814f
NC
519* An assembler test generator has been contributed and an example file that
520 uses it (gas/testsuite/gas/all/test-gen.c and test-exmaple.c).
fa94de6b 521
5177500f
NC
522* Support for SH2E added.
523
fea17916
NC
524* GASP has now been removed.
525
004d9caf
NC
526* Support for Texas Instruments TMS320C4x and TMS320C3x series of
527 DSP's contributed by Michael Hayes and Svein E. Seldal.
fa94de6b 528
a40cbfa3
NC
529* Support for the Ubicom IP2xxx microcontroller added.
530
2cbb2eef
NC
531Changes in 2.13:
532
a40cbfa3
NC
533* Support for the Fujitsu FRV architecture added by Red Hat. Models for FR400
534 and FR500 included.
0ebb9a87 535
a40cbfa3 536* Support for DLX processor added.
52216602 537
a40cbfa3
NC
538* GASP has now been deprecated and will be removed in a future release. Use
539 the macro facilities in GAS instead.
3f965e60 540
a40cbfa3
NC
541* GASP now correctly parses floating point numbers. Unless the base is
542 explicitly specified, they are interpreted as decimal numbers regardless of
543 the currently specified base.
1ac57253 544
9a66911f
NC
545Changes in 2.12:
546
a40cbfa3 547* Support for Don Knuth's MMIX, by Hans-Peter Nilsson.
49fda6c8 548
a40cbfa3 549* Support for the OpenRISC 32-bit embedded processor by OpenCores.
3b16e843 550
fa94de6b
RM
551* The ARM assembler now accepts -march=..., -mcpu=... and -mfpu=... for
552 specifying the target instruction set. The old method of specifying the
a40cbfa3
NC
553 target processor has been deprecated, but is still accepted for
554 compatibility.
03b1477f 555
a40cbfa3
NC
556* Support for the VFP floating-point instruction set has been added to
557 the ARM assembler.
252b5132 558
a40cbfa3
NC
559* New psuedo op: .incbin to include a set of binary data at a given point
560 in the assembly. Contributed by Anders Norlander.
7e005732 561
a40cbfa3
NC
562* The MIPS assembler now accepts -march/-mtune. -mcpu has been deprecated
563 but still works for compatability.
ec68c924 564
fa94de6b 565* The MIPS assembler no longer issues a warning by default when it
a05a5b64 566 generates a nop instruction from a macro. The new command-line option
a40cbfa3 567 -n will turn on the warning.
63486801 568
2dac7317
JW
569Changes in 2.11:
570
500800ca
NC
571* Support for PDP-11 and 2.11BSD a.out format, by Lars Brinkhoff.
572
a40cbfa3 573* x86 gas now supports the full Pentium4 instruction set.
a167610d 574
a40cbfa3 575* Support for AMD x86-64 architecture, by Jan Hubicka, SuSE Labs.
c0d8940f 576
a40cbfa3 577* Support for Motorola 68HC11 and 68HC12.
df86943d 578
a40cbfa3 579* Support for Texas Instruments TMS320C54x (tic54x).
39bec121 580
a40cbfa3 581* Support for IA-64.
2dac7317 582
a40cbfa3 583* Support for i860, by Jason Eckhardt.
22b36938 584
a40cbfa3 585* Support for CRIS (Axis Communications ETRAX series).
5bcac8a4 586
a40cbfa3 587* x86 gas has a new .arch pseudo op to specify the target CPU architecture.
a38cf1db 588
a05a5b64 589* x86 gas -q command-line option quietens warnings about register size changes
a40cbfa3
NC
590 due to suffix, indirect jmp/call without `*', stand-alone prefixes, and
591 translating various deprecated floating point instructions.
a38cf1db 592
252b5132
RH
593Changes in 2.10:
594
a40cbfa3
NC
595* Support for the ARM msr instruction was changed to only allow an immediate
596 operand when altering the flags field.
d14442f4 597
a40cbfa3 598* Support for ATMEL AVR.
adde6300 599
a40cbfa3 600* Support for IBM 370 ELF. Somewhat experimental.
b5ebe70e 601
a40cbfa3 602* Support for numbers with suffixes.
3fd9f047 603
a40cbfa3 604* Added support for breaking to the end of repeat loops.
6a6987a9 605
a40cbfa3 606* Added support for parallel instruction syntax (DOUBLEBAR_PARALLEL).
6a6987a9 607
a40cbfa3 608* New .elseif pseudo-op added.
3fd9f047 609
a40cbfa3 610* New --fatal-warnings option.
1f776aa5 611
a40cbfa3 612* picoJava architecture support added.
252b5132 613
a40cbfa3 614* Motorola MCore 210 processor support added.
041dd5a9 615
fa94de6b 616* A new pseudo-op .intel_syntax has been implemented to allow gas to parse i386
a40cbfa3 617 assembly programs with intel syntax.
252b5132 618
a40cbfa3 619* New pseudo-ops .func,.endfunc to aid in debugging user-written assembler code.
252b5132 620
a40cbfa3 621* Added -gdwarf2 option to generate DWARF 2 debugging information.
041dd5a9 622
a40cbfa3 623* Full 16-bit mode support for i386.
252b5132 624
fa94de6b 625* Greatly improved instruction operand checking for i386. This change will
a40cbfa3
NC
626 produce errors or warnings on incorrect assembly code that previous versions
627 of gas accepted. If you get unexpected messages from code that worked with
628 older versions of gas, please double check the code before reporting a bug.
252b5132 629
a40cbfa3 630* Weak symbol support added for COFF targets.
252b5132 631
a40cbfa3 632* Mitsubishi D30V support added.
252b5132 633
a40cbfa3 634* Texas Instruments c80 (tms320c80) support added.
252b5132 635
a40cbfa3 636* i960 ELF support added.
bedf545c 637
a40cbfa3 638* ARM ELF support added.
a057431b 639
252b5132
RH
640Changes in 2.9:
641
a40cbfa3 642* Texas Instruments c30 (tms320c30) support added.
252b5132 643
fa94de6b 644* The assembler now optimizes the exception frame information generated by egcs
a40cbfa3 645 and gcc 2.8. The new --traditional-format option disables this optimization.
252b5132 646
a40cbfa3 647* Added --gstabs option to generate stabs debugging information.
252b5132 648
fa94de6b 649* The -a option takes a new suboption, m (e.g., -alm) to expand macros in a
a40cbfa3 650 listing.
252b5132 651
a40cbfa3 652* Added -MD option to print dependencies.
252b5132
RH
653
654Changes in 2.8:
655
a40cbfa3 656* BeOS support added.
252b5132 657
a40cbfa3 658* MIPS16 support added.
252b5132 659
a40cbfa3 660* Motorola ColdFire 5200 support added (configure for m68k and use -m5200).
252b5132 661
a40cbfa3 662* Alpha/VMS support added.
252b5132 663
a40cbfa3
NC
664* m68k options --base-size-default-16, --base-size-default-32,
665 --disp-size-default-16, and --disp-size-default-32 added.
252b5132 666
a40cbfa3
NC
667* The alignment directives now take an optional third argument, which is the
668 maximum number of bytes to skip. If doing the alignment would require
669 skipping more than the given number of bytes, the alignment is not done at
670 all.
252b5132 671
a40cbfa3 672* The ELF assembler has a new pseudo-op, .symver, used for symbol versioning.
252b5132 673
a40cbfa3
NC
674* The -a option takes a new suboption, c (e.g., -alc), to skip false
675 conditionals in listings.
252b5132 676
a40cbfa3
NC
677* Added new pseudo-op, .equiv; it's like .equ, except that it is an error if
678 the symbol is already defined.
252b5132
RH
679
680Changes in 2.7:
681
a40cbfa3
NC
682* The PowerPC assembler now allows the use of symbolic register names (r0,
683 etc.) if -mregnames is used. Symbolic names preceded by a '%' (%r0, etc.)
684 can be used any time. PowerPC 860 move to/from SPR instructions have been
685 added.
252b5132 686
a40cbfa3 687* Alpha Linux (ELF) support added.
252b5132 688
a40cbfa3 689* PowerPC ELF support added.
252b5132 690
a40cbfa3 691* m68k Linux (ELF) support added.
252b5132 692
a40cbfa3 693* i960 Hx/Jx support added.
252b5132 694
a40cbfa3 695* i386/PowerPC gnu-win32 support added.
252b5132 696
a40cbfa3
NC
697* SCO ELF support added. For OpenServer 5 targets (i386-unknown-sco3.2v5) the
698 default is to build COFF-only support. To get a set of tools that generate
fa94de6b 699 ELF (they'll understand both COFF and ELF), you must configure with
a40cbfa3 700 target=i386-unknown-sco3.2v5elf.
252b5132 701
a40cbfa3 702* m88k-motorola-sysv3* support added.
252b5132
RH
703
704Changes in 2.6:
705
a40cbfa3 706* Gas now directly supports macros, without requiring GASP.
252b5132 707
a40cbfa3
NC
708* Gas now has an MRI assembler compatibility mode. Use -M or --mri to select
709 MRI mode. The pseudo-op ``.mri 1'' will switch into the MRI mode until the
710 ``.mri 0'' is seen; this can be convenient for inline assembler code.
252b5132 711
a40cbfa3 712* Added --defsym SYM=VALUE option.
252b5132 713
a40cbfa3 714* Added -mips4 support to MIPS assembler.
252b5132 715
a40cbfa3 716* Added PIC support to Solaris and SPARC SunOS 4 assembler.
252b5132
RH
717
718Changes in 2.4:
719
a40cbfa3 720* Converted this directory to use an autoconf-generated configure script.
252b5132 721
a40cbfa3 722* ARM support, from Richard Earnshaw.
252b5132 723
a40cbfa3
NC
724* Updated VMS support, from Pat Rankin, including considerably improved
725 debugging support.
252b5132 726
a40cbfa3 727* Support for the control registers in the 68060.
252b5132 728
a40cbfa3 729* Handles (ignores) a new directive ".this_GCC_requires_the_GNU_assembler", to
fa94de6b
RM
730 provide for possible future gcc changes, for targets where gas provides some
731 features not available in the native assembler. If the native assembler is
a40cbfa3 732 used, it should become obvious pretty quickly what the problem is.
252b5132 733
a40cbfa3 734* Usage message is available with "--help".
252b5132 735
fa94de6b 736* The GNU Assembler Preprocessor (gasp) is included. (Actually, it was in 2.3
a40cbfa3 737 also, but didn't get into the NEWS file.)
252b5132 738
a40cbfa3 739* Weak symbol support for a.out.
252b5132 740
fa94de6b 741* A bug in the listing code which could cause an infinite loop has been fixed.
a40cbfa3 742 Bugs in listings when generating a COFF object file have also been fixed.
252b5132 743
a40cbfa3
NC
744* Initial i386-svr4 PIC implementation from Eric Youngdale, based on code by
745 Paul Kranenburg.
252b5132 746
a40cbfa3
NC
747* Improved Alpha support. Immediate constants can have a much larger range
748 now. Support for the 21164 has been contributed by Digital.
252b5132 749
a40cbfa3 750* Updated ns32k (pc532-mach, netbsd532) support from Ian Dall.
252b5132
RH
751
752Changes in 2.3:
753
a40cbfa3 754* Mach i386 support, by David Mackenzie and Ken Raeburn.
252b5132 755
a40cbfa3 756* RS/6000 and PowerPC support by Ian Taylor.
252b5132 757
a40cbfa3
NC
758* VMS command scripts (make-gas.com, config-gas.com) have been worked on a bit,
759 based on mail received from various people. The `-h#' option should work
760 again too.
252b5132 761
a40cbfa3 762* HP-PA work, by Jeff Law. Note, for the PA, gas-2.3 has been designed to work
fa94de6b 763 with gdb-4.12 and gcc-2.6. As gcc-2.6 has not been released yet, a special
a40cbfa3
NC
764 version of gcc-2.5.8 has been patched to work with gas-2.3. You can retrieve
765 this special version of gcc-2.5.8 via anonymous ftp from jaguar.cs.utah.edu
766 in the "dist" directory.
252b5132 767
a40cbfa3
NC
768* Vax support in gas fixed for BSD, so it builds and seems to run a couple
769 simple tests okay. I haven't put it through extensive testing. (GNU make is
770 currently required for BSD 4.3 builds.)
252b5132 771
fa94de6b 772* Support for the DEC Alpha, running OSF/1 (ECOFF format). The gas support is
a40cbfa3
NC
773 based on code donated by CMU, which used an a.out-based format. I'm afraid
774 the alpha-a.out support is pretty badly mangled, and much of it removed;
775 making it work will require rewriting it as BFD support for the format anyways.
252b5132 776
a40cbfa3 777* Irix 5 support.
252b5132 778
fa94de6b 779* The test suites have been fixed up a bit, so that they should work with a
a40cbfa3 780 couple different versions of expect and dejagnu.
252b5132 781
fa94de6b
RM
782* Symbols' values are now handled internally as expressions, permitting more
783 flexibility in evaluating them in some cases. Some details of relocation
a40cbfa3
NC
784 handling have also changed, and simple constant pool management has been
785 added, to make the Alpha port easier.
252b5132 786
a40cbfa3
NC
787* New option "--statistics" for printing out program run times. This is
788 intended to be used with the gcc "-Q" option, which prints out times spent in
789 various phases of compilation. (You should be able to get all of them
790 printed out with "gcc -Q -Wa,--statistics", I think.)
252b5132
RH
791
792Changes in 2.2:
793
a40cbfa3 794* RS/6000 AIX and MIPS SGI Irix 5 support has been added.
252b5132 795
fa94de6b
RM
796* Configurations that are still in development (and therefore are convenient to
797 have listed in configure.in) still get rejected without a minor change to
a40cbfa3
NC
798 gas/Makefile.in, so people not doing development work shouldn't get the
799 impression that support for such configurations is actually believed to be
800 reliable.
252b5132 801
fa94de6b 802* The program name (usually "as") is printed when a fatal error message is
a40cbfa3
NC
803 displayed. This should prevent some confusion about the source of occasional
804 messages about "internal errors".
252b5132 805
fa94de6b 806* ELF support is falling into place. Support for the 386 should be working.
a40cbfa3 807 Support for SPARC Solaris is in. HPPA support from Utah is being integrated.
252b5132 808
a40cbfa3
NC
809* Symbol values are maintained as expressions instead of being immediately
810 boiled down to add-symbol, sub-symbol, and constant. This permits slightly
811 more complex calculations involving symbols whose values are not alreadey
812 known.
252b5132 813
a40cbfa3 814* DBX-style debugging info ("stabs") is now supported for COFF formats.
fa94de6b
RM
815 If any stabs directives are seen in the source, GAS will create two new
816 sections: a ".stab" and a ".stabstr" section. The format of the .stab
a40cbfa3
NC
817 section is nearly identical to the a.out symbol format, and .stabstr is
818 its string table. For this to be useful, you must have configured GCC
819 to generate stabs (by defining DBX_DEBUGGING_INFO), and must have a GDB
820 that can use the stab sections (4.11 or later).
252b5132 821
fa94de6b 822* LynxOS, on i386 and m68k platforms, is now supported. SPARC LynxOS
a40cbfa3 823 support is in progress.
252b5132
RH
824
825Changes in 2.1:
826
fa94de6b 827* Several small fixes for i386-aix (PS/2) support from Minh Tran-Le have been
a40cbfa3 828 incorporated, but not well tested yet.
252b5132 829
fa94de6b 830* Altered the opcode table split for m68k; it should require less VM to compile
a40cbfa3 831 with gcc now.
252b5132 832
a40cbfa3
NC
833* Some minor adjustments to add (Convergent Technologies') Miniframe support,
834 suggested by Ronald Cole.
252b5132 835
a40cbfa3
NC
836* HPPA support (running OSF only, not HPUX) has been contributed by Utah. This
837 includes improved ELF support, which I've started adapting for SPARC Solaris
838 2.x. Integration isn't completely, so it probably won't work.
252b5132 839
a40cbfa3 840* HP9000/300 support, donated by HP, has been merged in.
252b5132 841
a40cbfa3 842* Ian Taylor has finished the MIPS ECOFF (Ultrix, Irix) support.
252b5132 843
a40cbfa3 844* Better error messages for unsupported configurations (e.g., hppa-hpux).
252b5132 845
a40cbfa3 846* Test suite framework is starting to become reasonable.
252b5132
RH
847
848Changes in 2.0:
849
a40cbfa3 850* Mostly bug fixes.
252b5132 851
a40cbfa3 852* Some more merging of BFD and ELF code, but ELF still doesn't work.
252b5132
RH
853
854Changes in 1.94:
855
a40cbfa3
NC
856* BFD merge is partly done. Adventurous souls may try giving configure the
857 "--with-bfd-assembler" option. Currently, ELF format requires it, a.out
858 format accepts it; SPARC CPU accepts it. It's the default only for OS "elf"
859 or "solaris". (ELF isn't really supported yet. It needs work. I've got
860 some code from Utah for HP-PA ELF, and from DG for m88k ELF, but they're not
861 fully merged yet.)
252b5132 862
a40cbfa3
NC
863* The 68K opcode table has been split in half. It should now compile under gcc
864 without consuming ridiculous amounts of memory.
252b5132 865
a40cbfa3
NC
866* A couple data structures have been reduced in size. This should result in
867 saving a little bit of space at runtime.
252b5132 868
a40cbfa3
NC
869* Support for MIPS, from OSF and Ralph Campbell, has been merged in. The OSF
870 code provided ROSE format support, which I haven't merged in yet. (I can
871 make it available, if anyone wants to try it out.) Ralph's code, for BSD
872 4.4, supports a.out format. We don't have ECOFF support in just yet; it's
873 coming.
252b5132 874
a40cbfa3 875* Support for the Hitachi H8/500 has been added.
252b5132 876
a40cbfa3
NC
877* VMS host and target support should be working now, thanks chiefly to Eric
878 Youngdale.
252b5132
RH
879
880Changes in 1.93.01:
881
a40cbfa3 882* For m68k, support for more processors has been added: 68040, CPU32, 68851.
252b5132 883
a40cbfa3 884* For i386, .align is now power-of-two; was number-of-bytes.
252b5132 885
a40cbfa3
NC
886* For m68k, "%" is now accepted before register names. For COFF format, which
887 doesn't use underscore prefixes for C labels, it is required, so variable "a0"
888 can be distinguished from the register.
252b5132 889
a40cbfa3
NC
890* Last public release was 1.38. Lots of configuration changes since then, lots
891 of new CPUs and formats, lots of bugs fixed.
252b5132
RH
892
893\f
250d07de 894Copyright (C) 2012-2021 Free Software Foundation, Inc.
5bf135a7
NC
895
896Copying and distribution of this file, with or without modification,
897are permitted in any medium without royalty provided the copyright
898notice and this notice are preserved.
899
252b5132
RH
900Local variables:
901fill-column: 79
902End: