]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/config/tc-m32r.h
Update year range in copyright notice of binutils files
[thirdparty/binutils-gdb.git] / gas / config / tc-m32r.h
CommitLineData
252b5132 1/* tc-m32r.h -- Header file for tc-m32r.c.
250d07de 2 Copyright (C) 1996-2021 Free Software Foundation, Inc.
252b5132
RH
3
4 This file is part of GAS, the GNU Assembler.
5
6 GAS is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
ec2655a6 8 the Free Software Foundation; either version 3, or (at your option)
252b5132
RH
9 any later version.
10
11 GAS is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with GAS; see the file COPYING. If not, write to
4b4da160
NC
18 the Free Software Foundation, 51 Franklin Street - Fifth Floor,
19 Boston, MA 02110-1301, USA. */
252b5132
RH
20
21#define TC_M32R
22
88845958
NC
23#define LISTING_HEADER \
24 (target_big_endian ? "M32R GAS" : "M32R GAS Little Endian")
252b5132
RH
25
26/* The target BFD architecture. */
27#define TARGET_ARCH bfd_arch_m32r
28
88845958
NC
29/* The endianness of the target format may change based on command
30 line arguments. */
31#define TARGET_FORMAT m32r_target_format()
ea1562b3 32extern const char *m32r_target_format (void);
252b5132 33
88845958
NC
34/* Default to big endian. */
35#ifndef TARGET_BYTES_BIG_ENDIAN
252b5132 36#define TARGET_BYTES_BIG_ENDIAN 1
88845958 37#endif
252b5132 38
88845958 39/* Call md_pcrel_from_section, not md_pcrel_from. */
a161fe53 40#define MD_PCREL_FROM_SECTION(FIX, SEC) md_pcrel_from_section(FIX, SEC)
252b5132
RH
41
42/* Permit temporary numeric labels. */
43#define LOCAL_LABELS_FB 1
44
ea1562b3 45#define DIFF_EXPR_OK /* .-foo gets turned into PC relative relocs. */
252b5132
RH
46
47/* We don't need to handle .word strangely. */
48#define WORKING_DOT_WORD
49
50/* For 8 vs 16 vs 32 bit branch selection. */
51extern const struct relax_type md_relax_table[];
52#define TC_GENERIC_RELAX_TABLE md_relax_table
ea1562b3
NC
53
54extern long m32r_relax_frag (segT, fragS *, long);
c842b53a 55#define md_relax_frag(segment, fragP, stretch) \
ea1562b3
NC
56 m32r_relax_frag (segment, fragP, stretch)
57
252b5132 58/* Account for nop if 32 bit insn falls on odd halfword boundary. */
ea1562b3 59#define TC_CGEN_MAX_RELAX(insn, len) 6
252b5132 60
0a9ef439 61/* Fill in rs_align_code fragments. */
ea1562b3 62extern void m32r_handle_align (fragS *);
0a9ef439
RH
63#define HANDLE_ALIGN(f) m32r_handle_align (f)
64
65#define MAX_MEM_FOR_RS_ALIGN_CODE (1 + 2 + 4)
252b5132 66
55cf6793 67/* Values passed to md_apply_fix don't include the symbol value. */
a161fe53
AM
68#define MD_APPLY_SYM_VALUE(FIX) 0
69
55cf6793 70#define md_apply_fix gas_cgen_md_apply_fix
252b5132 71
a161fe53 72#define tc_fix_adjustable(FIX) m32r_fix_adjustable (FIX)
ea1562b3 73bfd_boolean m32r_fix_adjustable (struct fix *);
252b5132
RH
74
75/* After creating a fixup for an instruction operand, we need to check for
76 HI16 relocs and queue them up for later sorting. */
77#define md_cgen_record_fixup_exp m32r_cgen_record_fixup_exp
78
6edf0760
NC
79#define TC_HANDLES_FX_DONE
80
81extern int pic_code;
82
ea1562b3 83extern bfd_boolean m32r_fix_adjustable (struct fix *);
6edf0760
NC
84
85/* This arranges for gas/write.c to not apply a relocation if
86 obj_fix_adjustable() says it is not adjustable. */
87#define TC_FIX_ADJUSTABLE(fixP) obj_fix_adjustable (fixP)
88
a161fe53 89#define tc_frob_file_before_fix() m32r_frob_file ()
ea1562b3 90extern void m32r_frob_file (void);
252b5132 91
a161fe53 92/* No shared lib support, so we don't need to ensure externally
6edf0760
NC
93 visible symbols can be overridden.
94#define EXTERN_FORCE_RELOC 0 */
a161fe53 95
252b5132
RH
96/* When relaxing, we need to emit various relocs we otherwise wouldn't. */
97#define TC_FORCE_RELOCATION(fix) m32r_force_relocation (fix)
ea1562b3 98extern int m32r_force_relocation (struct fix *);
252b5132
RH
99
100/* Ensure insns at labels are aligned to 32 bit boundaries. */
ea1562b3 101int m32r_fill_insn (int);
2e57ce7b
AM
102#define TC_START_LABEL(STR, NUL_CHAR, NEXT_CHAR) \
103 (NEXT_CHAR == ':' && m32r_fill_insn (0))
252b5132 104
04648e65 105#define md_cleanup() m32r_fill_insn (1)
252b5132 106#define md_elf_section_change_hook m32r_elf_section_change_hook
ea1562b3 107extern void m32r_elf_section_change_hook (void);
88845958
NC
108
109#define md_flush_pending_output() m32r_flush_pending_output ()
ea1562b3 110extern void m32r_flush_pending_output (void);
3739860c 111
88845958 112#define elf_tc_final_processing m32r_elf_final_processing
ea1562b3 113extern void m32r_elf_final_processing (void);
097f809a 114
9497f5ac
NC
115#define md_parse_name(name, exprP, mode, nextcharP) \
116 m32r_parse_name ((name), (exprP), (mode), (nextcharP))
117extern int m32r_parse_name (char const *, expressionS *, enum expr_mode, char *);
097f809a
NC
118
119/* This is used to construct expressions out of @GOTOFF, @PLT and @GOT
120 symbols. The relocation type is stored in X_md. */
121#define O_PIC_reloc O_md1
122
123#define TC_CGEN_PARSE_FIX_EXP(opinfo, exp) \
124 m32r_cgen_parse_fix_exp(opinfo, exp)
ea1562b3 125extern int m32r_cgen_parse_fix_exp (int, expressionS *);