]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gdb/config/m88k/xm-dgux.h
* config/sh/tm-sh.h (BELIEVE_PCC_PROMOTION): Define, so that
[thirdparty/binutils-gdb.git] / gdb / config / m88k / xm-dgux.h
CommitLineData
22202966
JK
1/* Host-machine dependent parameters for Motorola 88000, for GDB.
2 Copyright 1986, 1987, 1988, 1989, 1990, 1991, 1993
3 Free Software Foundation, Inc.
4
5This file is part of GDB.
6
7This program is free software; you can redistribute it and/or modify
8it under the terms of the GNU General Public License as published by
9the Free Software Foundation; either version 2 of the License, or
10(at your option) any later version.
11
12This program is distributed in the hope that it will be useful,
13but WITHOUT ANY WARRANTY; without even the implied warranty of
14MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15GNU General Public License for more details.
16
17You should have received a copy of the GNU General Public License
18along with this program; if not, write to the Free Software
6c9638b4 19Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
22202966
JK
20
21#include "m88k/xm-m88k.h"
22
23#define HOST_BYTE_ORDER BIG_ENDIAN
24
25#if !defined (USG)
26#define USG 1
27#endif
28
29#include <sys/param.h>
30
31#ifdef __GNUC__
32#define memcpy __builtin_memcpy
33/* gcc doesn't have this, at least not gcc 1.92. */
34/* #define memset __builtin_memset */
35#define strcmp __builtin_strcmp
36#endif
37
38#define x_foff _x_x._x_offset
39#define x_fname _x_name
40#define USER ptrace_user
41#define _BSD_WAIT_FLAVOR
42
43#define HAVE_TERMIO
44
45#ifndef USIZE
46#define USIZE 2048
47#endif
48#define NBPG NBPC
49#define UPAGES USIZE
50
22202966
JK
51/* This is the amount to subtract from u.u_ar0
52 to get the offset in the core file of the register values. */
53
54/* Since registers r0 through r31 are stored directly in the struct ptrace_user,
55 (for m88k BCS)
56 the ptrace_user offsets are sufficient and KERNEL_U_ADDRESS can be 0 */
57
58#define KERNEL_U_ADDR 0