]>
Commit | Line | Data |
---|---|---|
6bddc3e8 MF |
1 | # Makefile.in generated by automake 1.15.1 from Makefile.am. |
2 | # @configure_input@ | |
3 | ||
0d9d77e5 | 4 | # Copyright (C) 1994-2017 Free Software Foundation, Inc. |
6bddc3e8 MF |
5 | |
6 | # This Makefile.in is free software; the Free Software Foundation | |
7 | # gives unlimited permission to copy and/or distribute it, | |
8 | # with or without modifications, as long as this notice is preserved. | |
9 | ||
10 | # This program is distributed in the hope that it will be useful, | |
11 | # but WITHOUT ANY WARRANTY, to the extent permitted by law; without | |
12 | # even the implied warranty of MERCHANTABILITY or FITNESS FOR A | |
13 | # PARTICULAR PURPOSE. | |
14 | ||
15 | @SET_MAKE@ | |
16 | ||
0d9d77e5 | 17 | # Copyright (C) 1993-2023 Free Software Foundation, Inc. |
6bddc3e8 | 18 | # |
c906108c SS |
19 | # This program is free software; you can redistribute it and/or modify |
20 | # it under the terms of the GNU General Public License as published by | |
4744ac1b | 21 | # the Free Software Foundation; either version 3 of the License, or |
c906108c | 22 | # (at your option) any later version. |
4744ac1b | 23 | # |
c906108c SS |
24 | # This program is distributed in the hope that it will be useful, |
25 | # but WITHOUT ANY WARRANTY; without even the implied warranty of | |
26 | # MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
27 | # GNU General Public License for more details. | |
4744ac1b | 28 | # |
c906108c | 29 | # You should have received a copy of the GNU General Public License |
4744ac1b | 30 | # along with this program. If not, see <http://www.gnu.org/licenses/>. |
6c57b87f | 31 | |
92bc001e | 32 | |
ed939535 | 33 | |
c0c25232 | 34 | |
c906108c | 35 | VPATH = @srcdir@ |
6bddc3e8 MF |
36 | am__is_gnu_make = { \ |
37 | if test -z '$(MAKELEVEL)'; then \ | |
38 | false; \ | |
39 | elif test -n '$(MAKE_HOST)'; then \ | |
40 | true; \ | |
41 | elif test -n '$(MAKE_VERSION)' && test -n '$(CURDIR)'; then \ | |
42 | true; \ | |
43 | else \ | |
44 | false; \ | |
45 | fi; \ | |
46 | } | |
47 | am__make_running_with_option = \ | |
48 | case $${target_option-} in \ | |
49 | ?) ;; \ | |
50 | *) echo "am__make_running_with_option: internal error: invalid" \ | |
51 | "target option '$${target_option-}' specified" >&2; \ | |
52 | exit 1;; \ | |
53 | esac; \ | |
54 | has_opt=no; \ | |
55 | sane_makeflags=$$MAKEFLAGS; \ | |
56 | if $(am__is_gnu_make); then \ | |
57 | sane_makeflags=$$MFLAGS; \ | |
58 | else \ | |
59 | case $$MAKEFLAGS in \ | |
60 | *\\[\ \ ]*) \ | |
61 | bs=\\; \ | |
62 | sane_makeflags=`printf '%s\n' "$$MAKEFLAGS" \ | |
63 | | sed "s/$$bs$$bs[$$bs $$bs ]*//g"`;; \ | |
64 | esac; \ | |
65 | fi; \ | |
66 | skip_next=no; \ | |
67 | strip_trailopt () \ | |
68 | { \ | |
69 | flg=`printf '%s\n' "$$flg" | sed "s/$$1.*$$//"`; \ | |
70 | }; \ | |
71 | for flg in $$sane_makeflags; do \ | |
72 | test $$skip_next = yes && { skip_next=no; continue; }; \ | |
73 | case $$flg in \ | |
74 | *=*|--*) continue;; \ | |
75 | -*I) strip_trailopt 'I'; skip_next=yes;; \ | |
76 | -*I?*) strip_trailopt 'I';; \ | |
77 | -*O) strip_trailopt 'O'; skip_next=yes;; \ | |
78 | -*O?*) strip_trailopt 'O';; \ | |
79 | -*l) strip_trailopt 'l'; skip_next=yes;; \ | |
80 | -*l?*) strip_trailopt 'l';; \ | |
81 | -[dEDm]) skip_next=yes;; \ | |
82 | -[JT]) skip_next=yes;; \ | |
83 | esac; \ | |
84 | case $$flg in \ | |
85 | *$$target_option*) has_opt=yes; break;; \ | |
86 | esac; \ | |
87 | done; \ | |
88 | test $$has_opt = yes | |
89 | am__make_dryrun = (target_option=n; $(am__make_running_with_option)) | |
90 | am__make_keepgoing = (target_option=k; $(am__make_running_with_option)) | |
91 | pkgdatadir = $(datadir)/@PACKAGE@ | |
92 | pkgincludedir = $(includedir)/@PACKAGE@ | |
93 | pkglibdir = $(libdir)/@PACKAGE@ | |
94 | pkglibexecdir = $(libexecdir)/@PACKAGE@ | |
95 | am__cd = CDPATH="$${ZSH_VERSION+.}$(PATH_SEPARATOR)" && cd | |
96 | install_sh_DATA = $(install_sh) -c -m 644 | |
97 | install_sh_PROGRAM = $(install_sh) -c | |
98 | install_sh_SCRIPT = $(install_sh) -c | |
99 | INSTALL_HEADER = $(INSTALL_DATA) | |
100 | transform = $(program_transform_name) | |
101 | NORMAL_INSTALL = : | |
102 | PRE_INSTALL = : | |
103 | POST_INSTALL = : | |
104 | NORMAL_UNINSTALL = : | |
105 | PRE_UNINSTALL = : | |
106 | POST_UNINSTALL = : | |
107 | build_triplet = @build@ | |
108 | host_triplet = @host@ | |
109 | target_triplet = @target@ | |
cb9bdc02 | 110 | check_PROGRAMS = $(am__EXEEXT_8) $(am__EXEEXT_9) |
c0c25232 MF |
111 | noinst_PROGRAMS = $(am__EXEEXT_10) $(am__EXEEXT_11) $(am__EXEEXT_12) \ |
112 | $(am__EXEEXT_13) $(am__EXEEXT_14) $(am__EXEEXT_15) \ | |
113 | $(am__EXEEXT_16) $(am__EXEEXT_17) $(am__EXEEXT_18) \ | |
114 | $(am__EXEEXT_19) $(am__EXEEXT_20) $(am__EXEEXT_21) \ | |
115 | $(am__EXEEXT_22) $(am__EXEEXT_23) $(am__EXEEXT_24) \ | |
116 | $(am__EXEEXT_25) $(am__EXEEXT_26) $(am__EXEEXT_27) \ | |
117 | $(am__EXEEXT_28) $(am__EXEEXT_29) $(am__EXEEXT_30) \ | |
118 | $(am__EXEEXT_31) $(am__EXEEXT_32) $(am__EXEEXT_33) \ | |
119 | $(am__EXEEXT_34) $(am__EXEEXT_35) $(am__EXEEXT_36) \ | |
120 | $(am__EXEEXT_37) $(am__EXEEXT_38) $(am__EXEEXT_39) \ | |
121 | $(am__EXEEXT_40) $(am__EXEEXT_41) | |
a389375f | 122 | EXTRA_PROGRAMS = $(am__EXEEXT_2) testsuite/common/bits-gen$(EXEEXT) \ |
70ab6bdd MF |
123 | testsuite/common/fpu-tst$(EXEEXT) $(am__EXEEXT_3) \ |
124 | $(am__EXEEXT_4) $(am__EXEEXT_5) $(am__EXEEXT_6) \ | |
125 | $(am__EXEEXT_7) | |
fb2c495f MF |
126 | @ENABLE_SIM_TRUE@am__append_1 = \ |
127 | @ENABLE_SIM_TRUE@ $(srcroot)/include/sim/callback.h \ | |
128 | @ENABLE_SIM_TRUE@ $(srcroot)/include/sim/sim.h | |
129 | ||
d47ea1b9 MF |
130 | @SIM_ENABLE_HW_TRUE@am__append_2 = \ |
131 | @SIM_ENABLE_HW_TRUE@ $(SIM_COMMON_HW_OBJS) \ | |
132 | @SIM_ENABLE_HW_TRUE@ $(SIM_HW_SOCKSER) | |
133 | ||
134 | @SIM_ENABLE_HW_TRUE@am__append_3 = SIM_HW_DEVICES_="$(SIM_HW_DEVICES)" | |
135 | @SIM_ENABLE_IGEN_TRUE@am__append_4 = $(IGEN) | |
136 | @SIM_ENABLE_IGEN_TRUE@am__append_5 = igen/libigen.a | |
137 | @SIM_ENABLE_IGEN_TRUE@am__append_6 = $(igen_IGEN_TOOLS) | |
138 | @SIM_ENABLE_IGEN_TRUE@am__append_7 = $(igen_IGEN_TOOLS) | |
a389375f MF |
139 | TESTS = testsuite/common/bits32m0$(EXEEXT) \ |
140 | testsuite/common/bits32m31$(EXEEXT) \ | |
141 | testsuite/common/bits64m0$(EXEEXT) \ | |
142 | testsuite/common/bits64m63$(EXEEXT) \ | |
143 | testsuite/common/alu-tst$(EXEEXT) | |
c58353b7 MF |
144 | @SIM_ENABLE_ARCH_aarch64_TRUE@am__append_8 = aarch64/libsim.a |
145 | @SIM_ENABLE_ARCH_aarch64_TRUE@am__append_9 = aarch64/run | |
6a8e18f0 MF |
146 | @SIM_ENABLE_ARCH_arm_TRUE@am__append_10 = arm/libsim.a |
147 | @SIM_ENABLE_ARCH_arm_TRUE@am__append_11 = arm/run | |
c65b31b8 MF |
148 | @SIM_ENABLE_ARCH_avr_TRUE@am__append_12 = avr/libsim.a |
149 | @SIM_ENABLE_ARCH_avr_TRUE@am__append_13 = avr/run | |
bc1dd618 MF |
150 | @SIM_ENABLE_ARCH_bfin_TRUE@am__append_14 = bfin/libsim.a |
151 | @SIM_ENABLE_ARCH_bfin_TRUE@am__append_15 = bfin/run | |
152 | @SIM_ENABLE_ARCH_bfin_TRUE@am__append_16 = bfin_SIM_EXTRA_HW_DEVICES="$(bfin_SIM_EXTRA_HW_DEVICES)" | |
cdbb77e4 MF |
153 | @SIM_ENABLE_ARCH_bpf_TRUE@am__append_17 = bpf/libsim.a |
154 | @SIM_ENABLE_ARCH_bpf_TRUE@am__append_18 = bpf/run | |
155 | @SIM_ENABLE_ARCH_bpf_TRUE@am__append_19 = \ | |
80636a54 MF |
156 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/eng-le.h \ |
157 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/eng-be.h | |
158 | ||
bc1dd618 | 159 | @SIM_ENABLE_ARCH_bpf_TRUE@am__append_20 = $(bpf_BUILD_OUTPUTS) |
cdbb77e4 | 160 | @SIM_ENABLE_ARCH_bpf_TRUE@am__append_21 = $(bpf_BUILD_OUTPUTS) |
2cbdcc34 MF |
161 | @SIM_ENABLE_ARCH_cr16_TRUE@am__append_22 = cr16/libsim.a |
162 | @SIM_ENABLE_ARCH_cr16_TRUE@am__append_23 = cr16/run | |
163 | @SIM_ENABLE_ARCH_cr16_TRUE@am__append_24 = cr16/simops.h | |
164 | @SIM_ENABLE_ARCH_cr16_TRUE@am__append_25 = $(cr16_BUILD_OUTPUTS) | |
165 | @SIM_ENABLE_ARCH_cr16_TRUE@am__append_26 = cr16/gencode | |
166 | @SIM_ENABLE_ARCH_cr16_TRUE@am__append_27 = $(cr16_BUILD_OUTPUTS) | |
eaa678ec MF |
167 | @SIM_ENABLE_ARCH_cris_TRUE@am__append_28 = cris/libsim.a |
168 | @SIM_ENABLE_ARCH_cris_TRUE@am__append_29 = cris/run | |
169 | @SIM_ENABLE_ARCH_cris_TRUE@am__append_30 = cris_SIM_EXTRA_HW_DEVICES="$(cris_SIM_EXTRA_HW_DEVICES)" | |
170 | @SIM_ENABLE_ARCH_cris_TRUE@am__append_31 = cris/rvdummy | |
171 | @SIM_ENABLE_ARCH_cris_TRUE@am__append_32 = \ | |
80636a54 MF |
172 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/engv10.h \ |
173 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/engv32.h | |
174 | ||
2cbdcc34 | 175 | @SIM_ENABLE_ARCH_cris_TRUE@am__append_33 = $(cris_BUILD_OUTPUTS) |
eaa678ec | 176 | @SIM_ENABLE_ARCH_cris_TRUE@am__append_34 = $(cris_BUILD_OUTPUTS) |
faf177df MF |
177 | @SIM_ENABLE_ARCH_d10v_TRUE@am__append_35 = d10v/libsim.a |
178 | @SIM_ENABLE_ARCH_d10v_TRUE@am__append_36 = d10v/run | |
179 | @SIM_ENABLE_ARCH_d10v_TRUE@am__append_37 = d10v/simops.h | |
180 | @SIM_ENABLE_ARCH_d10v_TRUE@am__append_38 = $(d10v_BUILD_OUTPUTS) | |
181 | @SIM_ENABLE_ARCH_d10v_TRUE@am__append_39 = d10v/gencode | |
182 | @SIM_ENABLE_ARCH_d10v_TRUE@am__append_40 = $(d10v_BUILD_OUTPUTS) | |
3f6c63ac MF |
183 | @SIM_ENABLE_ARCH_erc32_TRUE@am__append_41 = erc32/libsim.a |
184 | @SIM_ENABLE_ARCH_erc32_TRUE@am__append_42 = erc32/run erc32/sis | |
185 | @SIM_ENABLE_ARCH_erc32_TRUE@am__append_43 = sim-%D-install-exec-local | |
186 | @SIM_ENABLE_ARCH_erc32_TRUE@am__append_44 = sim-erc32-uninstall-local | |
16a6d542 MF |
187 | @SIM_ENABLE_ARCH_examples_TRUE@am__append_45 = example-synacor/libsim.a |
188 | @SIM_ENABLE_ARCH_examples_TRUE@am__append_46 = example-synacor/run | |
c26946a4 MF |
189 | @SIM_ENABLE_ARCH_frv_TRUE@am__append_47 = frv/libsim.a |
190 | @SIM_ENABLE_ARCH_frv_TRUE@am__append_48 = frv/run | |
191 | @SIM_ENABLE_ARCH_frv_TRUE@am__append_49 = frv/eng.h | |
16a6d542 | 192 | @SIM_ENABLE_ARCH_frv_TRUE@am__append_50 = $(frv_BUILD_OUTPUTS) |
c26946a4 | 193 | @SIM_ENABLE_ARCH_frv_TRUE@am__append_51 = $(frv_BUILD_OUTPUTS) |
6fe4bd8c MF |
194 | @SIM_ENABLE_ARCH_ft32_TRUE@am__append_52 = ft32/libsim.a |
195 | @SIM_ENABLE_ARCH_ft32_TRUE@am__append_53 = ft32/run | |
3e9c9407 MF |
196 | @SIM_ENABLE_ARCH_h8300_TRUE@am__append_54 = h8300/libsim.a |
197 | @SIM_ENABLE_ARCH_h8300_TRUE@am__append_55 = h8300/run | |
1486f22b MF |
198 | @SIM_ENABLE_ARCH_iq2000_TRUE@am__append_56 = iq2000/libsim.a |
199 | @SIM_ENABLE_ARCH_iq2000_TRUE@am__append_57 = iq2000/run | |
200 | @SIM_ENABLE_ARCH_iq2000_TRUE@am__append_58 = iq2000/eng.h | |
3e9c9407 | 201 | @SIM_ENABLE_ARCH_iq2000_TRUE@am__append_59 = $(iq2000_BUILD_OUTPUTS) |
1486f22b | 202 | @SIM_ENABLE_ARCH_iq2000_TRUE@am__append_60 = $(iq2000_BUILD_OUTPUTS) |
000f7bee MF |
203 | @SIM_ENABLE_ARCH_lm32_TRUE@am__append_61 = lm32/libsim.a |
204 | @SIM_ENABLE_ARCH_lm32_TRUE@am__append_62 = lm32/run | |
205 | @SIM_ENABLE_ARCH_lm32_TRUE@am__append_63 = lm32_SIM_EXTRA_HW_DEVICES="$(lm32_SIM_EXTRA_HW_DEVICES)" | |
206 | @SIM_ENABLE_ARCH_lm32_TRUE@am__append_64 = lm32/eng.h | |
1486f22b | 207 | @SIM_ENABLE_ARCH_lm32_TRUE@am__append_65 = $(lm32_BUILD_OUTPUTS) |
000f7bee | 208 | @SIM_ENABLE_ARCH_lm32_TRUE@am__append_66 = $(lm32_BUILD_OUTPUTS) |
ba3a8498 MF |
209 | @SIM_ENABLE_ARCH_m32c_TRUE@am__append_67 = m32c/libsim.a |
210 | @SIM_ENABLE_ARCH_m32c_TRUE@am__append_68 = m32c/run | |
211 | @SIM_ENABLE_ARCH_m32c_TRUE@am__append_69 = $(m32c_BUILD_OUTPUTS) | |
212 | @SIM_ENABLE_ARCH_m32c_TRUE@am__append_70 = m32c/opc2c | |
213 | @SIM_ENABLE_ARCH_m32c_TRUE@am__append_71 = \ | |
70ab6bdd MF |
214 | @SIM_ENABLE_ARCH_m32c_TRUE@ $(m32c_BUILD_OUTPUTS) \ |
215 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/m32c.c.log \ | |
216 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/r8c.c.log | |
217 | ||
8136f057 MF |
218 | @SIM_ENABLE_ARCH_m32r_TRUE@am__append_72 = m32r/libsim.a |
219 | @SIM_ENABLE_ARCH_m32r_TRUE@am__append_73 = m32r/run | |
220 | @SIM_ENABLE_ARCH_m32r_TRUE@am__append_74 = m32r_SIM_EXTRA_HW_DEVICES="$(m32r_SIM_EXTRA_HW_DEVICES)" | |
221 | @SIM_ENABLE_ARCH_m32r_TRUE@am__append_75 = \ | |
80636a54 MF |
222 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/eng.h \ |
223 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/engx.h \ | |
224 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/eng2.h | |
225 | ||
ba3a8498 | 226 | @SIM_ENABLE_ARCH_m32r_TRUE@am__append_76 = $(m32r_BUILD_OUTPUTS) |
8136f057 | 227 | @SIM_ENABLE_ARCH_m32r_TRUE@am__append_77 = $(m32r_BUILD_OUTPUTS) |
ccb68071 MF |
228 | @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_78 = m68hc11/libsim.a |
229 | @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_79 = m68hc11/run | |
230 | @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_80 = m68hc11_SIM_EXTRA_HW_DEVICES="$(m68hc11_SIM_EXTRA_HW_DEVICES)" | |
231 | @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_81 = $(m68hc11_BUILD_OUTPUTS) | |
232 | @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_82 = m68hc11/gencode | |
233 | @SIM_ENABLE_ARCH_m68hc11_TRUE@am__append_83 = $(m68hc11_BUILD_OUTPUTS) | |
dfceaa0d MF |
234 | @SIM_ENABLE_ARCH_mcore_TRUE@am__append_84 = mcore/libsim.a |
235 | @SIM_ENABLE_ARCH_mcore_TRUE@am__append_85 = mcore/run | |
a6ead840 MF |
236 | @SIM_ENABLE_ARCH_microblaze_TRUE@am__append_86 = microblaze/libsim.a |
237 | @SIM_ENABLE_ARCH_microblaze_TRUE@am__append_87 = microblaze/run | |
1f1afa43 MF |
238 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@am__append_88 = \ |
239 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@ mips/support.o \ | |
240 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@ mips/itable.o \ | |
241 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@ mips/semantics.o \ | |
242 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@ mips/idecode.o \ | |
243 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@ mips/icache.o \ | |
244 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@ mips/engine.o \ | |
245 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@ mips/irun.o | |
246 | ||
247 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@am__append_89 = \ | |
248 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m16_support.o \ | |
249 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m16_semantics.o \ | |
250 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m16_idecode.o \ | |
251 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m16_icache.o \ | |
252 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ \ | |
253 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m32_support.o \ | |
254 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m32_semantics.o \ | |
255 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m32_idecode.o \ | |
256 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m32_icache.o \ | |
257 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ \ | |
258 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/itable.o \ | |
259 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/m16run.o | |
260 | ||
261 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@am__append_90 = \ | |
262 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@ $(SIM_MIPS_MULTI_OBJ) \ | |
263 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@ mips/itable.o \ | |
264 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@ mips/multi-run.o | |
265 | ||
266 | @SIM_ENABLE_ARCH_mips_TRUE@am__append_91 = mips/libsim.a | |
267 | @SIM_ENABLE_ARCH_mips_TRUE@am__append_92 = mips/run | |
268 | @SIM_ENABLE_ARCH_mips_TRUE@am__append_93 = mips_SIM_EXTRA_HW_DEVICES="$(mips_SIM_EXTRA_HW_DEVICES)" | |
269 | @SIM_ENABLE_ARCH_mips_TRUE@am__append_94 = mips/itable.h \ | |
ddfc4317 | 270 | @SIM_ENABLE_ARCH_mips_TRUE@ $(SIM_MIPS_MULTI_SRC) |
1f1afa43 | 271 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@am__append_95 = \ |
3a31051b MF |
272 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@ $(mips_BUILT_SRC_FROM_GEN_MODE_SINGLE) \ |
273 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_SINGLE_TRUE@ mips/stamp-gen-mode-single | |
274 | ||
1f1afa43 | 275 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@am__append_96 = \ |
f6d58d40 MF |
276 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ $(mips_BUILT_SRC_FROM_GEN_MODE_M16_M16) \ |
277 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ $(mips_BUILT_SRC_FROM_GEN_MODE_M16_M32) \ | |
278 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/stamp-gen-mode-m16-m16 \ | |
279 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_M16_TRUE@ mips/stamp-gen-mode-m16-m32 | |
280 | ||
1f1afa43 | 281 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@am__append_97 = \ |
f12c3c63 MF |
282 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@ $(SIM_MIPS_MULTI_SRC) \ |
283 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@ mips/stamp-gen-mode-multi-igen \ | |
284 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@ mips/stamp-gen-mode-multi-run | |
285 | ||
1f1afa43 MF |
286 | @SIM_ENABLE_ARCH_mips_TRUE@am__append_98 = $(mips_BUILD_OUTPUTS) |
287 | @SIM_ENABLE_ARCH_mips_TRUE@am__append_99 = $(mips_BUILD_OUTPUTS) | |
288 | @SIM_ENABLE_ARCH_mips_TRUE@am__append_100 = mips/multi-include.h mips/multi-run.c | |
289 | @SIM_ENABLE_ARCH_mn10300_TRUE@am__append_101 = mn10300/run | |
290 | @SIM_ENABLE_ARCH_mn10300_TRUE@am__append_102 = mn10300_SIM_EXTRA_HW_DEVICES="$(mn10300_SIM_EXTRA_HW_DEVICES)" | |
291 | @SIM_ENABLE_ARCH_mn10300_TRUE@am__append_103 = \ | |
80636a54 MF |
292 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/icache.h \ |
293 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/idecode.h \ | |
294 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/semantics.h \ | |
295 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/model.h \ | |
296 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/support.h \ | |
297 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/itable.h \ | |
298 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/engine.h | |
299 | ||
1f1afa43 MF |
300 | @SIM_ENABLE_ARCH_mn10300_TRUE@am__append_104 = $(mn10300_BUILD_OUTPUTS) |
301 | @SIM_ENABLE_ARCH_mn10300_TRUE@am__append_105 = $(mn10300_BUILD_OUTPUTS) | |
302 | @SIM_ENABLE_ARCH_moxie_TRUE@am__append_106 = moxie/run | |
303 | @SIM_ENABLE_ARCH_msp430_TRUE@am__append_107 = msp430/run | |
304 | @SIM_ENABLE_ARCH_or1k_TRUE@am__append_108 = or1k/run | |
305 | @SIM_ENABLE_ARCH_or1k_TRUE@am__append_109 = or1k/eng.h | |
306 | @SIM_ENABLE_ARCH_or1k_TRUE@am__append_110 = $(or1k_BUILD_OUTPUTS) | |
307 | @SIM_ENABLE_ARCH_or1k_TRUE@am__append_111 = $(or1k_BUILD_OUTPUTS) | |
308 | @SIM_ENABLE_ARCH_ppc_TRUE@am__append_112 = ppc/run ppc/psim | |
309 | @SIM_ENABLE_ARCH_pru_TRUE@am__append_113 = pru/run | |
310 | @SIM_ENABLE_ARCH_riscv_TRUE@am__append_114 = riscv/run | |
311 | @SIM_ENABLE_ARCH_rl78_TRUE@am__append_115 = rl78/run | |
312 | @SIM_ENABLE_ARCH_rx_TRUE@am__append_116 = rx/run | |
313 | @SIM_ENABLE_ARCH_sh_TRUE@am__append_117 = sh/run | |
314 | @SIM_ENABLE_ARCH_sh_TRUE@am__append_118 = \ | |
fdbd2970 MF |
315 | @SIM_ENABLE_ARCH_sh_TRUE@ sh/code.c \ |
316 | @SIM_ENABLE_ARCH_sh_TRUE@ sh/ppi.c | |
317 | ||
1f1afa43 MF |
318 | @SIM_ENABLE_ARCH_sh_TRUE@am__append_119 = $(sh_BUILD_OUTPUTS) |
319 | @SIM_ENABLE_ARCH_sh_TRUE@am__append_120 = sh/gencode | |
320 | @SIM_ENABLE_ARCH_sh_TRUE@am__append_121 = $(sh_BUILD_OUTPUTS) | |
321 | @SIM_ENABLE_ARCH_v850_TRUE@am__append_122 = v850/run | |
322 | @SIM_ENABLE_ARCH_v850_TRUE@am__append_123 = \ | |
80636a54 MF |
323 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/icache.h \ |
324 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/idecode.h \ | |
325 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/semantics.h \ | |
326 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/model.h \ | |
327 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/support.h \ | |
328 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/itable.h \ | |
329 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/engine.h | |
330 | ||
1f1afa43 MF |
331 | @SIM_ENABLE_ARCH_v850_TRUE@am__append_124 = $(v850_BUILD_OUTPUTS) |
332 | @SIM_ENABLE_ARCH_v850_TRUE@am__append_125 = $(v850_BUILD_OUTPUTS) | |
6bddc3e8 MF |
333 | subdir = . |
334 | ACLOCAL_M4 = $(top_srcdir)/aclocal.m4 | |
6dd65fc0 MF |
335 | am__aclocal_m4_deps = $(top_srcdir)/../config/acx.m4 \ |
336 | $(top_srcdir)/../config/depstand.m4 \ | |
6bddc3e8 | 337 | $(top_srcdir)/../config/lead-dot.m4 \ |
c2783492 | 338 | $(top_srcdir)/../config/override.m4 \ |
89cf99a9 | 339 | $(top_srcdir)/../config/pkg.m4 $(top_srcdir)/../libtool.m4 \ |
b5689863 MF |
340 | $(top_srcdir)/../ltoptions.m4 $(top_srcdir)/../ltsugar.m4 \ |
341 | $(top_srcdir)/../ltversion.m4 $(top_srcdir)/../lt~obsolete.m4 \ | |
ba307cdd | 342 | $(top_srcdir)/m4/sim_ac_option_alignment.m4 \ |
dba333c1 | 343 | $(top_srcdir)/m4/sim_ac_option_assert.m4 \ |
1bf5c342 | 344 | $(top_srcdir)/m4/sim_ac_option_cgen_maint.m4 \ |
04381273 | 345 | $(top_srcdir)/m4/sim_ac_option_debug.m4 \ |
f9a4d543 | 346 | $(top_srcdir)/m4/sim_ac_option_endian.m4 \ |
5ea45474 | 347 | $(top_srcdir)/m4/sim_ac_option_environment.m4 \ |
456ef1c1 | 348 | $(top_srcdir)/m4/sim_ac_option_hardware.m4 \ |
d73f39ee | 349 | $(top_srcdir)/m4/sim_ac_option_inline.m4 \ |
04381273 | 350 | $(top_srcdir)/m4/sim_ac_option_profile.m4 \ |
7eb1f99a | 351 | $(top_srcdir)/m4/sim_ac_option_reserved_bits.m4 \ |
b79efe26 | 352 | $(top_srcdir)/m4/sim_ac_option_scache.m4 \ |
20b579ba | 353 | $(top_srcdir)/m4/sim_ac_option_smp.m4 \ |
04381273 MF |
354 | $(top_srcdir)/m4/sim_ac_option_stdio.m4 \ |
355 | $(top_srcdir)/m4/sim_ac_option_trace.m4 \ | |
47ce766a | 356 | $(top_srcdir)/m4/sim_ac_option_warnings.m4 \ |
b15c5d7a | 357 | $(top_srcdir)/m4/sim_ac_platform.m4 \ |
c2783492 | 358 | $(top_srcdir)/m4/sim_ac_toolchain.m4 \ |
23ddbd2f | 359 | $(top_srcdir)/frv/acinclude.m4 $(top_srcdir)/mips/acinclude.m4 \ |
1787fcc4 | 360 | $(top_srcdir)/riscv/acinclude.m4 $(top_srcdir)/rx/acinclude.m4 \ |
408a44aa | 361 | $(top_srcdir)/configure.ac |
6bddc3e8 MF |
362 | am__configure_deps = $(am__aclocal_m4_deps) $(CONFIGURE_DEPENDENCIES) \ |
363 | $(ACLOCAL_M4) | |
364 | DIST_COMMON = $(srcdir)/Makefile.am $(top_srcdir)/configure \ | |
fb2c495f | 365 | $(am__configure_deps) $(am__pkginclude_HEADERS_DIST) |
6bddc3e8 MF |
366 | am__CONFIG_DISTCLEAN_FILES = config.status config.cache config.log \ |
367 | configure.lineno config.status.lineno | |
368 | mkinstalldirs = $(SHELL) $(top_srcdir)/../mkinstalldirs | |
b15c5d7a | 369 | CONFIG_HEADER = config.h |
23912acd MF |
370 | CONFIG_CLEAN_FILES = Make-common.sim aarch64/Makefile.sim \ |
371 | aarch64/.gdbinit arm/Makefile.sim arm/.gdbinit \ | |
372 | avr/Makefile.sim avr/.gdbinit bfin/Makefile.sim bfin/.gdbinit \ | |
ee79c7df MF |
373 | bpf/Makefile.sim bpf/.gdbinit cr16/Makefile.sim cr16/.gdbinit \ |
374 | cris/Makefile.sim cris/.gdbinit d10v/Makefile.sim \ | |
375 | d10v/.gdbinit frv/Makefile.sim frv/.gdbinit ft32/Makefile.sim \ | |
376 | ft32/.gdbinit h8300/Makefile.sim h8300/.gdbinit \ | |
377 | iq2000/Makefile.sim iq2000/.gdbinit lm32/Makefile.sim \ | |
378 | lm32/.gdbinit m32c/Makefile.sim m32c/.gdbinit \ | |
379 | m32r/Makefile.sim m32r/.gdbinit m68hc11/Makefile.sim \ | |
380 | m68hc11/.gdbinit mcore/Makefile.sim mcore/.gdbinit \ | |
abc494c6 MF |
381 | microblaze/Makefile.sim microblaze/.gdbinit mips/Makefile.sim \ |
382 | mips/.gdbinit mn10300/Makefile.sim mn10300/.gdbinit \ | |
383 | moxie/Makefile.sim moxie/.gdbinit msp430/Makefile.sim \ | |
384 | msp430/.gdbinit or1k/Makefile.sim or1k/.gdbinit ppc/.gdbinit \ | |
385 | pru/Makefile.sim pru/.gdbinit riscv/Makefile.sim \ | |
386 | riscv/.gdbinit rl78/Makefile.sim rl78/.gdbinit rx/Makefile.sim \ | |
387 | rx/.gdbinit sh/Makefile.sim sh/.gdbinit erc32/Makefile.sim \ | |
388 | erc32/.gdbinit v850/Makefile.sim v850/.gdbinit \ | |
389 | example-synacor/Makefile.sim example-synacor/.gdbinit \ | |
390 | arch-subdir.mk .gdbinit | |
6bddc3e8 | 391 | CONFIG_CLEAN_VPATH_FILES = |
b6b1c790 MF |
392 | LIBRARIES = $(noinst_LIBRARIES) |
393 | ARFLAGS = cru | |
394 | AM_V_AR = $(am__v_AR_@AM_V@) | |
395 | am__v_AR_ = $(am__v_AR_@AM_DEFAULT_V@) | |
396 | am__v_AR_0 = @echo " AR " $@; | |
397 | am__v_AR_1 = | |
c58353b7 MF |
398 | aarch64_libsim_a_AR = $(AR) $(ARFLAGS) |
399 | @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64_libsim_a_DEPENDENCIES = \ | |
400 | @SIM_ENABLE_ARCH_aarch64_TRUE@ $(patsubst \ | |
401 | @SIM_ENABLE_ARCH_aarch64_TRUE@ %,aarch64/%,$(SIM_NEW_COMMON_OBJS)) \ | |
402 | @SIM_ENABLE_ARCH_aarch64_TRUE@ $(patsubst \ | |
403 | @SIM_ENABLE_ARCH_aarch64_TRUE@ %,aarch64/dv-%.o,$(SIM_HW_DEVICES)) \ | |
404 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/cpustate.o \ | |
405 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/interp.o \ | |
406 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/memory.o \ | |
407 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/modules.o \ | |
408 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/sim-resume.o \ | |
409 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/simulator.o | |
410 | am_aarch64_libsim_a_OBJECTS = | |
411 | aarch64_libsim_a_OBJECTS = $(am_aarch64_libsim_a_OBJECTS) | |
412 | am__dirstamp = $(am__leading_dot)dirstamp | |
6a8e18f0 MF |
413 | arm_libsim_a_AR = $(AR) $(ARFLAGS) |
414 | @SIM_ENABLE_ARCH_arm_TRUE@arm_libsim_a_DEPENDENCIES = arm/wrapper.o \ | |
415 | @SIM_ENABLE_ARCH_arm_TRUE@ $(patsubst \ | |
416 | @SIM_ENABLE_ARCH_arm_TRUE@ %,arm/%,$(SIM_NEW_COMMON_OBJS)) \ | |
417 | @SIM_ENABLE_ARCH_arm_TRUE@ $(patsubst \ | |
418 | @SIM_ENABLE_ARCH_arm_TRUE@ %,arm/dv-%.o,$(SIM_HW_DEVICES)) \ | |
419 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/armemu.o arm/armemu32.o \ | |
420 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/arminit.o arm/armos.o \ | |
421 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/armsupp.o arm/armvirt.o \ | |
422 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/thumbemu.o arm/armcopro.o \ | |
423 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/maverick.o arm/iwmmxt.o \ | |
424 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/modules.o | |
425 | am_arm_libsim_a_OBJECTS = | |
426 | arm_libsim_a_OBJECTS = $(am_arm_libsim_a_OBJECTS) | |
c65b31b8 MF |
427 | avr_libsim_a_AR = $(AR) $(ARFLAGS) |
428 | @SIM_ENABLE_ARCH_avr_TRUE@avr_libsim_a_DEPENDENCIES = avr/interp.o \ | |
429 | @SIM_ENABLE_ARCH_avr_TRUE@ $(patsubst \ | |
430 | @SIM_ENABLE_ARCH_avr_TRUE@ %,avr/%,$(SIM_NEW_COMMON_OBJS)) \ | |
431 | @SIM_ENABLE_ARCH_avr_TRUE@ $(patsubst \ | |
432 | @SIM_ENABLE_ARCH_avr_TRUE@ %,avr/dv-%.o,$(SIM_HW_DEVICES)) \ | |
433 | @SIM_ENABLE_ARCH_avr_TRUE@ avr/modules.o avr/sim-resume.o | |
434 | am_avr_libsim_a_OBJECTS = | |
435 | avr_libsim_a_OBJECTS = $(am_avr_libsim_a_OBJECTS) | |
bc1dd618 MF |
436 | bfin_libsim_a_AR = $(AR) $(ARFLAGS) |
437 | @SIM_ENABLE_ARCH_bfin_TRUE@bfin_libsim_a_DEPENDENCIES = $(patsubst \ | |
438 | @SIM_ENABLE_ARCH_bfin_TRUE@ %,bfin/%,$(SIM_NEW_COMMON_OBJS)) \ | |
439 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(patsubst \ | |
440 | @SIM_ENABLE_ARCH_bfin_TRUE@ %,bfin/dv-%.o,$(SIM_HW_DEVICES)) \ | |
441 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(patsubst \ | |
442 | @SIM_ENABLE_ARCH_bfin_TRUE@ %,bfin/dv-%.o,$(bfin_SIM_EXTRA_HW_DEVICES)) \ | |
443 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/bfin-sim.o bfin/devices.o \ | |
444 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/gui.o bfin/interp.o \ | |
445 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/machs.o bfin/modules.o \ | |
446 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/sim-resume.o | |
447 | am_bfin_libsim_a_OBJECTS = | |
448 | bfin_libsim_a_OBJECTS = $(am_bfin_libsim_a_OBJECTS) | |
cdbb77e4 MF |
449 | bpf_libsim_a_AR = $(AR) $(ARFLAGS) |
450 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf_libsim_a_DEPENDENCIES = $(patsubst \ | |
451 | @SIM_ENABLE_ARCH_bpf_TRUE@ %,bpf/%,$(SIM_NEW_COMMON_OBJS)) \ | |
452 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(patsubst \ | |
453 | @SIM_ENABLE_ARCH_bpf_TRUE@ %,bpf/dv-%.o,$(SIM_HW_DEVICES)) \ | |
454 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/modules.o bpf/cgen-run.o \ | |
455 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/cgen-scache.o bpf/cgen-trace.o \ | |
456 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/cgen-utils.o bpf/arch.o \ | |
457 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/cpu.o bpf/decode-le.o \ | |
458 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/decode-be.o bpf/sem-le.o \ | |
459 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/sem-be.o bpf/mloop-le.o \ | |
460 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/mloop-be.o bpf/bpf.o \ | |
461 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/bpf-helpers.o bpf/sim-if.o \ | |
462 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/traps.o | |
463 | am_bpf_libsim_a_OBJECTS = | |
464 | bpf_libsim_a_OBJECTS = $(am_bpf_libsim_a_OBJECTS) | |
5bea0c32 MF |
465 | common_libcommon_a_AR = $(AR) $(ARFLAGS) |
466 | common_libcommon_a_LIBADD = | |
a1af8f40 MF |
467 | am_common_libcommon_a_OBJECTS = common/callback.$(OBJEXT) \ |
468 | common/portability.$(OBJEXT) common/sim-load.$(OBJEXT) \ | |
469 | common/syscall.$(OBJEXT) common/target-newlib-errno.$(OBJEXT) \ | |
470 | common/target-newlib-open.$(OBJEXT) \ | |
471 | common/target-newlib-signal.$(OBJEXT) \ | |
472 | common/target-newlib-syscall.$(OBJEXT) \ | |
473 | common/version.$(OBJEXT) | |
5bea0c32 | 474 | common_libcommon_a_OBJECTS = $(am_common_libcommon_a_OBJECTS) |
2cbdcc34 MF |
475 | cr16_libsim_a_AR = $(AR) $(ARFLAGS) |
476 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16_libsim_a_DEPENDENCIES = \ | |
477 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
478 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(patsubst \ | |
479 | @SIM_ENABLE_ARCH_cr16_TRUE@ %,cr16/%,$(SIM_NEW_COMMON_OBJS)) \ | |
480 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(patsubst \ | |
481 | @SIM_ENABLE_ARCH_cr16_TRUE@ %,cr16/dv-%.o,$(SIM_HW_DEVICES)) \ | |
482 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/interp.o cr16/modules.o \ | |
483 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/sim-resume.o cr16/simops.o \ | |
484 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/table.o | |
485 | am_cr16_libsim_a_OBJECTS = | |
486 | cr16_libsim_a_OBJECTS = $(am_cr16_libsim_a_OBJECTS) | |
eaa678ec MF |
487 | cris_libsim_a_AR = $(AR) $(ARFLAGS) |
488 | @SIM_ENABLE_ARCH_cris_TRUE@cris_libsim_a_DEPENDENCIES = \ | |
489 | @SIM_ENABLE_ARCH_cris_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
490 | @SIM_ENABLE_ARCH_cris_TRUE@ $(patsubst \ | |
491 | @SIM_ENABLE_ARCH_cris_TRUE@ %,cris/%,$(SIM_NEW_COMMON_OBJS)) \ | |
492 | @SIM_ENABLE_ARCH_cris_TRUE@ $(patsubst \ | |
493 | @SIM_ENABLE_ARCH_cris_TRUE@ %,cris/dv-%.o,$(SIM_HW_DEVICES)) \ | |
494 | @SIM_ENABLE_ARCH_cris_TRUE@ $(patsubst \ | |
495 | @SIM_ENABLE_ARCH_cris_TRUE@ %,cris/dv-%.o,$(cris_SIM_EXTRA_HW_DEVICES)) \ | |
496 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/modules.o cris/cgen-run.o \ | |
497 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/cgen-scache.o \ | |
498 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/cgen-trace.o cris/cgen-utils.o \ | |
499 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/arch.o cris/crisv10f.o \ | |
500 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/cpuv10.o cris/decodev10.o \ | |
501 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/modelv10.o cris/mloopv10f.o \ | |
502 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/crisv32f.o cris/cpuv32.o \ | |
503 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/decodev32.o cris/modelv32.o \ | |
504 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/mloopv32f.o cris/sim-if.o \ | |
505 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/traps.o | |
506 | am_cris_libsim_a_OBJECTS = | |
507 | cris_libsim_a_OBJECTS = $(am_cris_libsim_a_OBJECTS) | |
faf177df MF |
508 | d10v_libsim_a_AR = $(AR) $(ARFLAGS) |
509 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v_libsim_a_DEPENDENCIES = \ | |
510 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
511 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/interp.o $(patsubst \ | |
512 | @SIM_ENABLE_ARCH_d10v_TRUE@ %,d10v/%,$(SIM_NEW_COMMON_OBJS)) \ | |
513 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(patsubst \ | |
514 | @SIM_ENABLE_ARCH_d10v_TRUE@ %,d10v/dv-%.o,$(SIM_HW_DEVICES)) \ | |
515 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/endian.o d10v/modules.o \ | |
516 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/sim-resume.o d10v/simops.o \ | |
517 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/table.o | |
518 | am_d10v_libsim_a_OBJECTS = | |
519 | d10v_libsim_a_OBJECTS = $(am_d10v_libsim_a_OBJECTS) | |
3f6c63ac MF |
520 | erc32_libsim_a_AR = $(AR) $(ARFLAGS) |
521 | @SIM_ENABLE_ARCH_erc32_TRUE@erc32_libsim_a_DEPENDENCIES = \ | |
522 | @SIM_ENABLE_ARCH_erc32_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
523 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/erc32.o erc32/exec.o \ | |
524 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/float.o erc32/func.o \ | |
525 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/help.o erc32/interf.o \ | |
526 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/modules.o | |
527 | am_erc32_libsim_a_OBJECTS = | |
528 | erc32_libsim_a_OBJECTS = $(am_erc32_libsim_a_OBJECTS) | |
16a6d542 MF |
529 | example_synacor_libsim_a_AR = $(AR) $(ARFLAGS) |
530 | @SIM_ENABLE_ARCH_examples_TRUE@example_synacor_libsim_a_DEPENDENCIES = \ | |
531 | @SIM_ENABLE_ARCH_examples_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
532 | @SIM_ENABLE_ARCH_examples_TRUE@ $(patsubst \ | |
533 | @SIM_ENABLE_ARCH_examples_TRUE@ %,example-synacor/%,$(SIM_NEW_COMMON_OBJS)) \ | |
534 | @SIM_ENABLE_ARCH_examples_TRUE@ $(patsubst \ | |
535 | @SIM_ENABLE_ARCH_examples_TRUE@ %,example-synacor/dv-%.o,$(SIM_HW_DEVICES)) \ | |
536 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/interp.o \ | |
537 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/modules.o \ | |
538 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/sim-main.o \ | |
539 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/sim-resume.o | |
540 | am_example_synacor_libsim_a_OBJECTS = | |
541 | example_synacor_libsim_a_OBJECTS = \ | |
542 | $(am_example_synacor_libsim_a_OBJECTS) | |
c26946a4 MF |
543 | frv_libsim_a_AR = $(AR) $(ARFLAGS) |
544 | @SIM_ENABLE_ARCH_frv_TRUE@frv_libsim_a_DEPENDENCIES = \ | |
545 | @SIM_ENABLE_ARCH_frv_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
546 | @SIM_ENABLE_ARCH_frv_TRUE@ $(patsubst \ | |
547 | @SIM_ENABLE_ARCH_frv_TRUE@ %,frv/%,$(SIM_NEW_COMMON_OBJS)) \ | |
548 | @SIM_ENABLE_ARCH_frv_TRUE@ $(patsubst \ | |
549 | @SIM_ENABLE_ARCH_frv_TRUE@ %,frv/dv-%.o,$(SIM_HW_DEVICES)) \ | |
550 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/modules.o frv/cgen-accfp.o \ | |
551 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cgen-fpu.o frv/cgen-run.o \ | |
552 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cgen-scache.o frv/cgen-trace.o \ | |
553 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cgen-utils.o frv/arch.o \ | |
554 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cgen-par.o frv/cpu.o \ | |
555 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/decode.o frv/frv.o frv/mloop.o \ | |
556 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/model.o frv/sem.o frv/cache.o \ | |
557 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/interrupts.o frv/memory.o \ | |
558 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/options.o frv/pipeline.o \ | |
559 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/profile.o frv/profile-fr400.o \ | |
560 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/profile-fr450.o \ | |
561 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/profile-fr500.o \ | |
562 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/profile-fr550.o frv/registers.o \ | |
563 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/reset.o frv/sim-if.o frv/traps.o | |
564 | am_frv_libsim_a_OBJECTS = | |
565 | frv_libsim_a_OBJECTS = $(am_frv_libsim_a_OBJECTS) | |
6fe4bd8c MF |
566 | ft32_libsim_a_AR = $(AR) $(ARFLAGS) |
567 | @SIM_ENABLE_ARCH_ft32_TRUE@ft32_libsim_a_DEPENDENCIES = \ | |
568 | @SIM_ENABLE_ARCH_ft32_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
569 | @SIM_ENABLE_ARCH_ft32_TRUE@ $(patsubst \ | |
570 | @SIM_ENABLE_ARCH_ft32_TRUE@ %,ft32/%,$(SIM_NEW_COMMON_OBJS)) \ | |
571 | @SIM_ENABLE_ARCH_ft32_TRUE@ $(patsubst \ | |
572 | @SIM_ENABLE_ARCH_ft32_TRUE@ %,ft32/dv-%.o,$(SIM_HW_DEVICES)) \ | |
573 | @SIM_ENABLE_ARCH_ft32_TRUE@ ft32/interp.o ft32/modules.o \ | |
574 | @SIM_ENABLE_ARCH_ft32_TRUE@ ft32/sim-resume.o | |
575 | am_ft32_libsim_a_OBJECTS = | |
576 | ft32_libsim_a_OBJECTS = $(am_ft32_libsim_a_OBJECTS) | |
3e9c9407 MF |
577 | h8300_libsim_a_AR = $(AR) $(ARFLAGS) |
578 | @SIM_ENABLE_ARCH_h8300_TRUE@h8300_libsim_a_DEPENDENCIES = \ | |
579 | @SIM_ENABLE_ARCH_h8300_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
580 | @SIM_ENABLE_ARCH_h8300_TRUE@ h8300/compile.o $(patsubst \ | |
581 | @SIM_ENABLE_ARCH_h8300_TRUE@ %,h8300/%,$(SIM_NEW_COMMON_OBJS)) \ | |
582 | @SIM_ENABLE_ARCH_h8300_TRUE@ $(patsubst \ | |
583 | @SIM_ENABLE_ARCH_h8300_TRUE@ %,h8300/dv-%.o,$(SIM_HW_DEVICES)) \ | |
584 | @SIM_ENABLE_ARCH_h8300_TRUE@ h8300/modules.o h8300/sim-resume.o | |
585 | am_h8300_libsim_a_OBJECTS = | |
586 | h8300_libsim_a_OBJECTS = $(am_h8300_libsim_a_OBJECTS) | |
b6b1c790 MF |
587 | igen_libigen_a_AR = $(AR) $(ARFLAGS) |
588 | igen_libigen_a_LIBADD = | |
b6b1c790 MF |
589 | @SIM_ENABLE_IGEN_TRUE@am_igen_libigen_a_OBJECTS = \ |
590 | @SIM_ENABLE_IGEN_TRUE@ igen/table.$(OBJEXT) igen/lf.$(OBJEXT) \ | |
591 | @SIM_ENABLE_IGEN_TRUE@ igen/misc.$(OBJEXT) \ | |
592 | @SIM_ENABLE_IGEN_TRUE@ igen/filter_host.$(OBJEXT) \ | |
593 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-decode.$(OBJEXT) \ | |
594 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-cache.$(OBJEXT) \ | |
595 | @SIM_ENABLE_IGEN_TRUE@ igen/filter.$(OBJEXT) \ | |
596 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-insn.$(OBJEXT) \ | |
597 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-model.$(OBJEXT) \ | |
598 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-itable.$(OBJEXT) \ | |
599 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-icache.$(OBJEXT) \ | |
600 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-semantics.$(OBJEXT) \ | |
601 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-idecode.$(OBJEXT) \ | |
602 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-support.$(OBJEXT) \ | |
603 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-engine.$(OBJEXT) \ | |
604 | @SIM_ENABLE_IGEN_TRUE@ igen/gen.$(OBJEXT) | |
605 | igen_libigen_a_OBJECTS = $(am_igen_libigen_a_OBJECTS) | |
1486f22b MF |
606 | iq2000_libsim_a_AR = $(AR) $(ARFLAGS) |
607 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_libsim_a_DEPENDENCIES = \ | |
608 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
609 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(patsubst \ | |
610 | @SIM_ENABLE_ARCH_iq2000_TRUE@ %,iq2000/%,$(SIM_NEW_COMMON_OBJS)) \ | |
611 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(patsubst \ | |
612 | @SIM_ENABLE_ARCH_iq2000_TRUE@ %,iq2000/dv-%.o,$(SIM_HW_DEVICES)) \ | |
613 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/modules.o \ | |
614 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/cgen-run.o \ | |
615 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/cgen-scache.o \ | |
616 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/cgen-trace.o \ | |
617 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/cgen-utils.o iq2000/arch.o \ | |
618 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/cpu.o iq2000/decode.o \ | |
619 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/iq2000.o iq2000/sem.o \ | |
620 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/mloop.o iq2000/model.o \ | |
621 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/sim-if.o | |
622 | am_iq2000_libsim_a_OBJECTS = | |
623 | iq2000_libsim_a_OBJECTS = $(am_iq2000_libsim_a_OBJECTS) | |
000f7bee MF |
624 | lm32_libsim_a_AR = $(AR) $(ARFLAGS) |
625 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32_libsim_a_DEPENDENCIES = \ | |
626 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
627 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(patsubst \ | |
628 | @SIM_ENABLE_ARCH_lm32_TRUE@ %,lm32/%,$(SIM_NEW_COMMON_OBJS)) \ | |
629 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(patsubst \ | |
630 | @SIM_ENABLE_ARCH_lm32_TRUE@ %,lm32/dv-%.o,$(SIM_HW_DEVICES)) \ | |
631 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(patsubst \ | |
632 | @SIM_ENABLE_ARCH_lm32_TRUE@ %,lm32/dv-%.o,$(lm32_SIM_EXTRA_HW_DEVICES)) \ | |
633 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/modules.o lm32/cgen-run.o \ | |
634 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/cgen-scache.o \ | |
635 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/cgen-trace.o lm32/cgen-utils.o \ | |
636 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/arch.o lm32/cpu.o \ | |
637 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/decode.o lm32/sem.o \ | |
638 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/mloop.o lm32/model.o \ | |
639 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/lm32.o lm32/sim-if.o \ | |
640 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/traps.o lm32/user.o | |
641 | am_lm32_libsim_a_OBJECTS = | |
642 | lm32_libsim_a_OBJECTS = $(am_lm32_libsim_a_OBJECTS) | |
ba3a8498 MF |
643 | m32c_libsim_a_AR = $(AR) $(ARFLAGS) |
644 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c_libsim_a_DEPENDENCIES = \ | |
645 | @SIM_ENABLE_ARCH_m32c_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
646 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/gdb-if.o m32c/int.o \ | |
647 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/load.o m32c/m32c.o m32c/mem.o \ | |
648 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/misc.o m32c/modules.o \ | |
649 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/r8c.o m32c/reg.o \ | |
650 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/srcdest.o m32c/syscalls.o \ | |
651 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/trace.o | |
652 | am_m32c_libsim_a_OBJECTS = | |
653 | m32c_libsim_a_OBJECTS = $(am_m32c_libsim_a_OBJECTS) | |
8136f057 MF |
654 | m32r_libsim_a_AR = $(AR) $(ARFLAGS) |
655 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r_libsim_a_DEPENDENCIES = \ | |
656 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
657 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(patsubst \ | |
658 | @SIM_ENABLE_ARCH_m32r_TRUE@ %,m32r/%,$(SIM_NEW_COMMON_OBJS)) \ | |
659 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(patsubst \ | |
660 | @SIM_ENABLE_ARCH_m32r_TRUE@ %,m32r/dv-%.o,$(SIM_HW_DEVICES)) \ | |
661 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(patsubst \ | |
662 | @SIM_ENABLE_ARCH_m32r_TRUE@ %,m32r/dv-%.o,$(m32r_SIM_EXTRA_HW_DEVICES)) \ | |
663 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/modules.o m32r/cgen-run.o \ | |
664 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/cgen-scache.o \ | |
665 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/cgen-trace.o m32r/cgen-utils.o \ | |
666 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/arch.o m32r/m32r.o m32r/cpu.o \ | |
667 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/decode.o m32r/sem.o \ | |
668 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/model.o m32r/mloop.o \ | |
669 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/m32rx.o m32r/cpux.o \ | |
670 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/decodex.o m32r/modelx.o \ | |
671 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/mloopx.o m32r/m32r2.o \ | |
672 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/cpu2.o m32r/decode2.o \ | |
673 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/model2.o m32r/mloop2.o \ | |
674 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/sim-if.o m32r/traps.o | |
675 | am_m32r_libsim_a_OBJECTS = | |
676 | m32r_libsim_a_OBJECTS = $(am_m32r_libsim_a_OBJECTS) | |
ccb68071 MF |
677 | m68hc11_libsim_a_AR = $(AR) $(ARFLAGS) |
678 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_libsim_a_DEPENDENCIES = \ | |
679 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
680 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/interp.o \ | |
681 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/m68hc11int.o \ | |
682 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/m68hc12int.o \ | |
683 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/emulos.o \ | |
684 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/interrupts.o \ | |
685 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/m68hc11_sim.o $(patsubst \ | |
686 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ %,m68hc11/%,$(SIM_NEW_COMMON_OBJS)) \ | |
687 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(patsubst \ | |
688 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ %,m68hc11/dv-%.o,$(SIM_HW_DEVICES)) \ | |
689 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(patsubst \ | |
690 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ %,m68hc11/dv-%.o,$(m68hc11_SIM_EXTRA_HW_DEVICES)) \ | |
691 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/modules.o \ | |
692 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/sim-resume.o | |
693 | am_m68hc11_libsim_a_OBJECTS = | |
694 | m68hc11_libsim_a_OBJECTS = $(am_m68hc11_libsim_a_OBJECTS) | |
dfceaa0d MF |
695 | mcore_libsim_a_AR = $(AR) $(ARFLAGS) |
696 | @SIM_ENABLE_ARCH_mcore_TRUE@mcore_libsim_a_DEPENDENCIES = \ | |
697 | @SIM_ENABLE_ARCH_mcore_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
698 | @SIM_ENABLE_ARCH_mcore_TRUE@ mcore/interp.o $(patsubst \ | |
699 | @SIM_ENABLE_ARCH_mcore_TRUE@ %,mcore/%,$(SIM_NEW_COMMON_OBJS)) \ | |
700 | @SIM_ENABLE_ARCH_mcore_TRUE@ $(patsubst \ | |
701 | @SIM_ENABLE_ARCH_mcore_TRUE@ %,mcore/dv-%.o,$(SIM_HW_DEVICES)) \ | |
702 | @SIM_ENABLE_ARCH_mcore_TRUE@ mcore/modules.o mcore/sim-resume.o | |
703 | am_mcore_libsim_a_OBJECTS = | |
704 | mcore_libsim_a_OBJECTS = $(am_mcore_libsim_a_OBJECTS) | |
a6ead840 MF |
705 | microblaze_libsim_a_AR = $(AR) $(ARFLAGS) |
706 | @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze_libsim_a_DEPENDENCIES = $(common_libcommon_a_OBJECTS) \ | |
707 | @SIM_ENABLE_ARCH_microblaze_TRUE@ microblaze/interp.o \ | |
708 | @SIM_ENABLE_ARCH_microblaze_TRUE@ $(patsubst \ | |
709 | @SIM_ENABLE_ARCH_microblaze_TRUE@ %,microblaze/%,$(SIM_NEW_COMMON_OBJS)) \ | |
710 | @SIM_ENABLE_ARCH_microblaze_TRUE@ $(patsubst \ | |
711 | @SIM_ENABLE_ARCH_microblaze_TRUE@ %,microblaze/dv-%.o,$(SIM_HW_DEVICES)) \ | |
712 | @SIM_ENABLE_ARCH_microblaze_TRUE@ microblaze/modules.o \ | |
713 | @SIM_ENABLE_ARCH_microblaze_TRUE@ microblaze/sim-resume.o | |
714 | am_microblaze_libsim_a_OBJECTS = | |
715 | microblaze_libsim_a_OBJECTS = $(am_microblaze_libsim_a_OBJECTS) | |
1f1afa43 MF |
716 | mips_libsim_a_AR = $(AR) $(ARFLAGS) |
717 | am__DEPENDENCIES_1 = | |
718 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@am__DEPENDENCIES_2 = $(am__DEPENDENCIES_1) \ | |
719 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@ mips/itable.o \ | |
720 | @SIM_ENABLE_ARCH_mips_TRUE@@SIM_MIPS_GEN_MODE_MULTI_TRUE@ mips/multi-run.o | |
721 | @SIM_ENABLE_ARCH_mips_TRUE@am__DEPENDENCIES_3 = $(am__append_88) \ | |
722 | @SIM_ENABLE_ARCH_mips_TRUE@ $(am__append_89) \ | |
723 | @SIM_ENABLE_ARCH_mips_TRUE@ $(am__DEPENDENCIES_2) | |
724 | @SIM_ENABLE_ARCH_mips_TRUE@mips_libsim_a_DEPENDENCIES = \ | |
725 | @SIM_ENABLE_ARCH_mips_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
726 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/interp.o $(am__DEPENDENCIES_3) \ | |
727 | @SIM_ENABLE_ARCH_mips_TRUE@ $(patsubst \ | |
728 | @SIM_ENABLE_ARCH_mips_TRUE@ %,mips/%,$(SIM_NEW_COMMON_OBJS)) \ | |
729 | @SIM_ENABLE_ARCH_mips_TRUE@ $(patsubst \ | |
730 | @SIM_ENABLE_ARCH_mips_TRUE@ %,mips/dv-%.o,$(SIM_HW_DEVICES)) \ | |
731 | @SIM_ENABLE_ARCH_mips_TRUE@ $(patsubst \ | |
732 | @SIM_ENABLE_ARCH_mips_TRUE@ %,mips/dv-%.o,$(mips_SIM_EXTRA_HW_DEVICES)) \ | |
733 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/cp1.o mips/dsp.o mips/mdmx.o \ | |
734 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/modules.o mips/sim-main.o \ | |
735 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/sim-resume.o | |
736 | am_mips_libsim_a_OBJECTS = | |
737 | mips_libsim_a_OBJECTS = $(am_mips_libsim_a_OBJECTS) | |
d2a5dbc7 MF |
738 | @SIM_ENABLE_IGEN_TRUE@am__EXEEXT_1 = $(IGEN) igen/filter$(EXEEXT) \ |
739 | @SIM_ENABLE_IGEN_TRUE@ igen/gen$(EXEEXT) igen/ld-cache$(EXEEXT) \ | |
b6b1c790 MF |
740 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-decode$(EXEEXT) \ |
741 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-insn$(EXEEXT) \ | |
742 | @SIM_ENABLE_IGEN_TRUE@ igen/table$(EXEEXT) | |
743 | @SIM_ENABLE_IGEN_TRUE@am__EXEEXT_2 = $(am__EXEEXT_1) | |
70ab6bdd MF |
744 | @SIM_ENABLE_ARCH_cr16_TRUE@am__EXEEXT_3 = cr16/gencode$(EXEEXT) |
745 | @SIM_ENABLE_ARCH_d10v_TRUE@am__EXEEXT_4 = d10v/gencode$(EXEEXT) | |
746 | @SIM_ENABLE_ARCH_m32c_TRUE@am__EXEEXT_5 = m32c/opc2c$(EXEEXT) | |
747 | @SIM_ENABLE_ARCH_m68hc11_TRUE@am__EXEEXT_6 = m68hc11/gencode$(EXEEXT) | |
748 | @SIM_ENABLE_ARCH_sh_TRUE@am__EXEEXT_7 = sh/gencode$(EXEEXT) | |
749 | am__EXEEXT_8 = testsuite/common/bits32m0$(EXEEXT) \ | |
a389375f MF |
750 | testsuite/common/bits32m31$(EXEEXT) \ |
751 | testsuite/common/bits64m0$(EXEEXT) \ | |
752 | testsuite/common/bits64m63$(EXEEXT) \ | |
753 | testsuite/common/alu-tst$(EXEEXT) | |
cb9bdc02 | 754 | @SIM_ENABLE_ARCH_cris_TRUE@am__EXEEXT_9 = cris/rvdummy$(EXEEXT) |
c0c25232 MF |
755 | @SIM_ENABLE_ARCH_aarch64_TRUE@am__EXEEXT_10 = aarch64/run$(EXEEXT) |
756 | @SIM_ENABLE_ARCH_arm_TRUE@am__EXEEXT_11 = arm/run$(EXEEXT) | |
757 | @SIM_ENABLE_ARCH_avr_TRUE@am__EXEEXT_12 = avr/run$(EXEEXT) | |
758 | @SIM_ENABLE_ARCH_bfin_TRUE@am__EXEEXT_13 = bfin/run$(EXEEXT) | |
759 | @SIM_ENABLE_ARCH_bpf_TRUE@am__EXEEXT_14 = bpf/run$(EXEEXT) | |
760 | @SIM_ENABLE_ARCH_cr16_TRUE@am__EXEEXT_15 = cr16/run$(EXEEXT) | |
761 | @SIM_ENABLE_ARCH_cris_TRUE@am__EXEEXT_16 = cris/run$(EXEEXT) | |
762 | @SIM_ENABLE_ARCH_d10v_TRUE@am__EXEEXT_17 = d10v/run$(EXEEXT) | |
763 | @SIM_ENABLE_ARCH_erc32_TRUE@am__EXEEXT_18 = erc32/run$(EXEEXT) \ | |
764 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/sis$(EXEEXT) | |
765 | @SIM_ENABLE_ARCH_examples_TRUE@am__EXEEXT_19 = \ | |
766 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/run$(EXEEXT) | |
767 | @SIM_ENABLE_ARCH_frv_TRUE@am__EXEEXT_20 = frv/run$(EXEEXT) | |
768 | @SIM_ENABLE_ARCH_ft32_TRUE@am__EXEEXT_21 = ft32/run$(EXEEXT) | |
769 | @SIM_ENABLE_ARCH_h8300_TRUE@am__EXEEXT_22 = h8300/run$(EXEEXT) | |
770 | @SIM_ENABLE_ARCH_iq2000_TRUE@am__EXEEXT_23 = iq2000/run$(EXEEXT) | |
771 | @SIM_ENABLE_ARCH_lm32_TRUE@am__EXEEXT_24 = lm32/run$(EXEEXT) | |
772 | @SIM_ENABLE_ARCH_m32c_TRUE@am__EXEEXT_25 = m32c/run$(EXEEXT) | |
773 | @SIM_ENABLE_ARCH_m32r_TRUE@am__EXEEXT_26 = m32r/run$(EXEEXT) | |
774 | @SIM_ENABLE_ARCH_m68hc11_TRUE@am__EXEEXT_27 = m68hc11/run$(EXEEXT) | |
775 | @SIM_ENABLE_ARCH_mcore_TRUE@am__EXEEXT_28 = mcore/run$(EXEEXT) | |
776 | @SIM_ENABLE_ARCH_microblaze_TRUE@am__EXEEXT_29 = \ | |
777 | @SIM_ENABLE_ARCH_microblaze_TRUE@ microblaze/run$(EXEEXT) | |
778 | @SIM_ENABLE_ARCH_mips_TRUE@am__EXEEXT_30 = mips/run$(EXEEXT) | |
779 | @SIM_ENABLE_ARCH_mn10300_TRUE@am__EXEEXT_31 = mn10300/run$(EXEEXT) | |
780 | @SIM_ENABLE_ARCH_moxie_TRUE@am__EXEEXT_32 = moxie/run$(EXEEXT) | |
781 | @SIM_ENABLE_ARCH_msp430_TRUE@am__EXEEXT_33 = msp430/run$(EXEEXT) | |
782 | @SIM_ENABLE_ARCH_or1k_TRUE@am__EXEEXT_34 = or1k/run$(EXEEXT) | |
783 | @SIM_ENABLE_ARCH_ppc_TRUE@am__EXEEXT_35 = ppc/run$(EXEEXT) \ | |
784 | @SIM_ENABLE_ARCH_ppc_TRUE@ ppc/psim$(EXEEXT) | |
785 | @SIM_ENABLE_ARCH_pru_TRUE@am__EXEEXT_36 = pru/run$(EXEEXT) | |
786 | @SIM_ENABLE_ARCH_riscv_TRUE@am__EXEEXT_37 = riscv/run$(EXEEXT) | |
787 | @SIM_ENABLE_ARCH_rl78_TRUE@am__EXEEXT_38 = rl78/run$(EXEEXT) | |
788 | @SIM_ENABLE_ARCH_rx_TRUE@am__EXEEXT_39 = rx/run$(EXEEXT) | |
789 | @SIM_ENABLE_ARCH_sh_TRUE@am__EXEEXT_40 = sh/run$(EXEEXT) | |
790 | @SIM_ENABLE_ARCH_v850_TRUE@am__EXEEXT_41 = v850/run$(EXEEXT) | |
791 | PROGRAMS = $(noinst_PROGRAMS) | |
792 | am_aarch64_run_OBJECTS = | |
793 | aarch64_run_OBJECTS = $(am_aarch64_run_OBJECTS) | |
1f1afa43 | 794 | am__DEPENDENCIES_4 = $(BFD_LIB) $(OPCODES_LIB) $(LIBIBERTY_LIB) |
c0c25232 MF |
795 | @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64_run_DEPENDENCIES = \ |
796 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/nrun.o aarch64/libsim.a \ | |
1f1afa43 | 797 | @SIM_ENABLE_ARCH_aarch64_TRUE@ $(am__DEPENDENCIES_4) |
c0c25232 MF |
798 | AM_V_lt = $(am__v_lt_@AM_V@) |
799 | am__v_lt_ = $(am__v_lt_@AM_DEFAULT_V@) | |
800 | am__v_lt_0 = --silent | |
801 | am__v_lt_1 = | |
802 | am_arm_run_OBJECTS = | |
803 | arm_run_OBJECTS = $(am_arm_run_OBJECTS) | |
804 | @SIM_ENABLE_ARCH_arm_TRUE@arm_run_DEPENDENCIES = arm/nrun.o \ | |
1f1afa43 | 805 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
806 | am_avr_run_OBJECTS = |
807 | avr_run_OBJECTS = $(am_avr_run_OBJECTS) | |
808 | @SIM_ENABLE_ARCH_avr_TRUE@avr_run_DEPENDENCIES = avr/nrun.o \ | |
1f1afa43 | 809 | @SIM_ENABLE_ARCH_avr_TRUE@ avr/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
810 | am_bfin_run_OBJECTS = |
811 | bfin_run_OBJECTS = $(am_bfin_run_OBJECTS) | |
812 | @SIM_ENABLE_ARCH_bfin_TRUE@bfin_run_DEPENDENCIES = bfin/nrun.o \ | |
1f1afa43 | 813 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
814 | am_bpf_run_OBJECTS = |
815 | bpf_run_OBJECTS = $(am_bpf_run_OBJECTS) | |
816 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf_run_DEPENDENCIES = bpf/nrun.o \ | |
1f1afa43 | 817 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/libsim.a $(am__DEPENDENCIES_4) |
70ab6bdd MF |
818 | @SIM_ENABLE_ARCH_cr16_TRUE@am_cr16_gencode_OBJECTS = \ |
819 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/gencode.$(OBJEXT) | |
820 | cr16_gencode_OBJECTS = $(am_cr16_gencode_OBJECTS) | |
821 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16_gencode_DEPENDENCIES = \ | |
822 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/cr16-opc.o | |
c0c25232 MF |
823 | am_cr16_run_OBJECTS = |
824 | cr16_run_OBJECTS = $(am_cr16_run_OBJECTS) | |
825 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16_run_DEPENDENCIES = cr16/nrun.o \ | |
1f1afa43 | 826 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
827 | am_cris_run_OBJECTS = |
828 | cris_run_OBJECTS = $(am_cris_run_OBJECTS) | |
829 | @SIM_ENABLE_ARCH_cris_TRUE@cris_run_DEPENDENCIES = cris/nrun.o \ | |
1f1afa43 | 830 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/libsim.a $(am__DEPENDENCIES_4) |
cb9bdc02 MF |
831 | @SIM_ENABLE_ARCH_cris_TRUE@am_cris_rvdummy_OBJECTS = \ |
832 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/rvdummy.$(OBJEXT) | |
833 | cris_rvdummy_OBJECTS = $(am_cris_rvdummy_OBJECTS) | |
c0c25232 MF |
834 | @SIM_ENABLE_ARCH_cris_TRUE@cris_rvdummy_DEPENDENCIES = \ |
835 | @SIM_ENABLE_ARCH_cris_TRUE@ $(LIBIBERTY_LIB) | |
70ab6bdd MF |
836 | @SIM_ENABLE_ARCH_d10v_TRUE@am_d10v_gencode_OBJECTS = \ |
837 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/gencode.$(OBJEXT) | |
838 | d10v_gencode_OBJECTS = $(am_d10v_gencode_OBJECTS) | |
839 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v_gencode_DEPENDENCIES = \ | |
840 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/d10v-opc.o | |
c0c25232 MF |
841 | am_d10v_run_OBJECTS = |
842 | d10v_run_OBJECTS = $(am_d10v_run_OBJECTS) | |
843 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v_run_DEPENDENCIES = d10v/nrun.o \ | |
1f1afa43 | 844 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
845 | am_erc32_run_OBJECTS = |
846 | erc32_run_OBJECTS = $(am_erc32_run_OBJECTS) | |
c0c25232 MF |
847 | @SIM_ENABLE_ARCH_erc32_TRUE@erc32_run_DEPENDENCIES = erc32/sis.o \ |
848 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/libsim.a \ | |
1f1afa43 | 849 | @SIM_ENABLE_ARCH_erc32_TRUE@ $(am__DEPENDENCIES_4) \ |
c0c25232 | 850 | @SIM_ENABLE_ARCH_erc32_TRUE@ $(am__DEPENDENCIES_1) \ |
1f1afa43 | 851 | @SIM_ENABLE_ARCH_erc32_TRUE@ $(am__DEPENDENCIES_1) |
c0c25232 MF |
852 | erc32_sis_SOURCES = erc32/sis.c |
853 | erc32_sis_OBJECTS = erc32/sis.$(OBJEXT) | |
854 | erc32_sis_LDADD = $(LDADD) | |
855 | am_example_synacor_run_OBJECTS = | |
856 | example_synacor_run_OBJECTS = $(am_example_synacor_run_OBJECTS) | |
857 | @SIM_ENABLE_ARCH_examples_TRUE@example_synacor_run_DEPENDENCIES = \ | |
858 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/nrun.o \ | |
859 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/libsim.a \ | |
1f1afa43 | 860 | @SIM_ENABLE_ARCH_examples_TRUE@ $(am__DEPENDENCIES_4) |
c0c25232 MF |
861 | am_frv_run_OBJECTS = |
862 | frv_run_OBJECTS = $(am_frv_run_OBJECTS) | |
863 | @SIM_ENABLE_ARCH_frv_TRUE@frv_run_DEPENDENCIES = frv/nrun.o \ | |
1f1afa43 | 864 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
865 | am_ft32_run_OBJECTS = |
866 | ft32_run_OBJECTS = $(am_ft32_run_OBJECTS) | |
867 | @SIM_ENABLE_ARCH_ft32_TRUE@ft32_run_DEPENDENCIES = ft32/nrun.o \ | |
1f1afa43 | 868 | @SIM_ENABLE_ARCH_ft32_TRUE@ ft32/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
869 | am_h8300_run_OBJECTS = |
870 | h8300_run_OBJECTS = $(am_h8300_run_OBJECTS) | |
871 | @SIM_ENABLE_ARCH_h8300_TRUE@h8300_run_DEPENDENCIES = h8300/nrun.o \ | |
872 | @SIM_ENABLE_ARCH_h8300_TRUE@ h8300/libsim.a \ | |
1f1afa43 | 873 | @SIM_ENABLE_ARCH_h8300_TRUE@ $(am__DEPENDENCIES_4) |
70ab6bdd MF |
874 | am_igen_filter_OBJECTS = |
875 | igen_filter_OBJECTS = $(am_igen_filter_OBJECTS) | |
876 | @SIM_ENABLE_IGEN_TRUE@igen_filter_DEPENDENCIES = igen/filter-main.o \ | |
877 | @SIM_ENABLE_IGEN_TRUE@ igen/libigen.a | |
b6b1c790 MF |
878 | am_igen_gen_OBJECTS = |
879 | igen_gen_OBJECTS = $(am_igen_gen_OBJECTS) | |
880 | @SIM_ENABLE_IGEN_TRUE@igen_gen_DEPENDENCIES = igen/gen-main.o \ | |
881 | @SIM_ENABLE_IGEN_TRUE@ igen/libigen.a | |
882 | @SIM_ENABLE_IGEN_TRUE@am_igen_igen_OBJECTS = igen/igen.$(OBJEXT) | |
883 | igen_igen_OBJECTS = $(am_igen_igen_OBJECTS) | |
884 | @SIM_ENABLE_IGEN_TRUE@igen_igen_DEPENDENCIES = igen/libigen.a | |
885 | am_igen_ld_cache_OBJECTS = | |
886 | igen_ld_cache_OBJECTS = $(am_igen_ld_cache_OBJECTS) | |
887 | @SIM_ENABLE_IGEN_TRUE@igen_ld_cache_DEPENDENCIES = \ | |
888 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-cache-main.o igen/libigen.a | |
889 | am_igen_ld_decode_OBJECTS = | |
890 | igen_ld_decode_OBJECTS = $(am_igen_ld_decode_OBJECTS) | |
891 | @SIM_ENABLE_IGEN_TRUE@igen_ld_decode_DEPENDENCIES = \ | |
892 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-decode-main.o igen/libigen.a | |
893 | am_igen_ld_insn_OBJECTS = | |
894 | igen_ld_insn_OBJECTS = $(am_igen_ld_insn_OBJECTS) | |
895 | @SIM_ENABLE_IGEN_TRUE@igen_ld_insn_DEPENDENCIES = igen/ld-insn-main.o \ | |
896 | @SIM_ENABLE_IGEN_TRUE@ igen/libigen.a | |
897 | am_igen_table_OBJECTS = | |
898 | igen_table_OBJECTS = $(am_igen_table_OBJECTS) | |
899 | @SIM_ENABLE_IGEN_TRUE@igen_table_DEPENDENCIES = igen/table-main.o \ | |
900 | @SIM_ENABLE_IGEN_TRUE@ igen/libigen.a | |
c0c25232 MF |
901 | am_iq2000_run_OBJECTS = |
902 | iq2000_run_OBJECTS = $(am_iq2000_run_OBJECTS) | |
903 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_run_DEPENDENCIES = iq2000/nrun.o \ | |
904 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/libsim.a \ | |
1f1afa43 | 905 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(am__DEPENDENCIES_4) |
c0c25232 MF |
906 | am_lm32_run_OBJECTS = |
907 | lm32_run_OBJECTS = $(am_lm32_run_OBJECTS) | |
908 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32_run_DEPENDENCIES = lm32/nrun.o \ | |
1f1afa43 | 909 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/libsim.a $(am__DEPENDENCIES_4) |
70ab6bdd MF |
910 | @SIM_ENABLE_ARCH_m32c_TRUE@am_m32c_opc2c_OBJECTS = \ |
911 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/opc2c.$(OBJEXT) | |
912 | m32c_opc2c_OBJECTS = $(am_m32c_opc2c_OBJECTS) | |
913 | m32c_opc2c_LDADD = $(LDADD) | |
c0c25232 MF |
914 | am_m32c_run_OBJECTS = |
915 | m32c_run_OBJECTS = $(am_m32c_run_OBJECTS) | |
916 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c_run_DEPENDENCIES = m32c/main.o \ | |
1f1afa43 | 917 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
918 | am_m32r_run_OBJECTS = |
919 | m32r_run_OBJECTS = $(am_m32r_run_OBJECTS) | |
920 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r_run_DEPENDENCIES = m32r/nrun.o \ | |
1f1afa43 | 921 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/libsim.a $(am__DEPENDENCIES_4) |
70ab6bdd MF |
922 | @SIM_ENABLE_ARCH_m68hc11_TRUE@am_m68hc11_gencode_OBJECTS = \ |
923 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/gencode.$(OBJEXT) | |
924 | m68hc11_gencode_OBJECTS = $(am_m68hc11_gencode_OBJECTS) | |
925 | m68hc11_gencode_LDADD = $(LDADD) | |
c0c25232 MF |
926 | am_m68hc11_run_OBJECTS = |
927 | m68hc11_run_OBJECTS = $(am_m68hc11_run_OBJECTS) | |
928 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_run_DEPENDENCIES = \ | |
929 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/nrun.o m68hc11/libsim.a \ | |
1f1afa43 | 930 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(am__DEPENDENCIES_4) |
c0c25232 MF |
931 | am_mcore_run_OBJECTS = |
932 | mcore_run_OBJECTS = $(am_mcore_run_OBJECTS) | |
933 | @SIM_ENABLE_ARCH_mcore_TRUE@mcore_run_DEPENDENCIES = mcore/nrun.o \ | |
934 | @SIM_ENABLE_ARCH_mcore_TRUE@ mcore/libsim.a \ | |
1f1afa43 | 935 | @SIM_ENABLE_ARCH_mcore_TRUE@ $(am__DEPENDENCIES_4) |
c0c25232 MF |
936 | am_microblaze_run_OBJECTS = |
937 | microblaze_run_OBJECTS = $(am_microblaze_run_OBJECTS) | |
938 | @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze_run_DEPENDENCIES = \ | |
939 | @SIM_ENABLE_ARCH_microblaze_TRUE@ microblaze/nrun.o \ | |
940 | @SIM_ENABLE_ARCH_microblaze_TRUE@ microblaze/libsim.a \ | |
1f1afa43 | 941 | @SIM_ENABLE_ARCH_microblaze_TRUE@ $(am__DEPENDENCIES_4) |
c0c25232 MF |
942 | am_mips_run_OBJECTS = |
943 | mips_run_OBJECTS = $(am_mips_run_OBJECTS) | |
944 | @SIM_ENABLE_ARCH_mips_TRUE@mips_run_DEPENDENCIES = mips/nrun.o \ | |
1f1afa43 | 945 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
946 | am_mn10300_run_OBJECTS = |
947 | mn10300_run_OBJECTS = $(am_mn10300_run_OBJECTS) | |
948 | @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_run_DEPENDENCIES = \ | |
949 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/nrun.o mn10300/libsim.a \ | |
1f1afa43 | 950 | @SIM_ENABLE_ARCH_mn10300_TRUE@ $(am__DEPENDENCIES_4) |
c0c25232 MF |
951 | am_moxie_run_OBJECTS = |
952 | moxie_run_OBJECTS = $(am_moxie_run_OBJECTS) | |
953 | @SIM_ENABLE_ARCH_moxie_TRUE@moxie_run_DEPENDENCIES = moxie/nrun.o \ | |
954 | @SIM_ENABLE_ARCH_moxie_TRUE@ moxie/libsim.a \ | |
1f1afa43 | 955 | @SIM_ENABLE_ARCH_moxie_TRUE@ $(am__DEPENDENCIES_4) |
c0c25232 MF |
956 | am_msp430_run_OBJECTS = |
957 | msp430_run_OBJECTS = $(am_msp430_run_OBJECTS) | |
958 | @SIM_ENABLE_ARCH_msp430_TRUE@msp430_run_DEPENDENCIES = msp430/nrun.o \ | |
959 | @SIM_ENABLE_ARCH_msp430_TRUE@ msp430/libsim.a \ | |
1f1afa43 | 960 | @SIM_ENABLE_ARCH_msp430_TRUE@ $(am__DEPENDENCIES_4) |
c0c25232 MF |
961 | am_or1k_run_OBJECTS = |
962 | or1k_run_OBJECTS = $(am_or1k_run_OBJECTS) | |
963 | @SIM_ENABLE_ARCH_or1k_TRUE@or1k_run_DEPENDENCIES = or1k/nrun.o \ | |
1f1afa43 | 964 | @SIM_ENABLE_ARCH_or1k_TRUE@ or1k/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
965 | ppc_psim_SOURCES = ppc/psim.c |
966 | ppc_psim_OBJECTS = ppc/psim.$(OBJEXT) | |
967 | ppc_psim_LDADD = $(LDADD) | |
968 | am_ppc_run_OBJECTS = | |
969 | ppc_run_OBJECTS = $(am_ppc_run_OBJECTS) | |
970 | @SIM_ENABLE_ARCH_ppc_TRUE@ppc_run_DEPENDENCIES = ppc/main.o \ | |
1f1afa43 | 971 | @SIM_ENABLE_ARCH_ppc_TRUE@ ppc/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
972 | am_pru_run_OBJECTS = |
973 | pru_run_OBJECTS = $(am_pru_run_OBJECTS) | |
974 | @SIM_ENABLE_ARCH_pru_TRUE@pru_run_DEPENDENCIES = pru/nrun.o \ | |
1f1afa43 | 975 | @SIM_ENABLE_ARCH_pru_TRUE@ pru/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
976 | am_riscv_run_OBJECTS = |
977 | riscv_run_OBJECTS = $(am_riscv_run_OBJECTS) | |
978 | @SIM_ENABLE_ARCH_riscv_TRUE@riscv_run_DEPENDENCIES = riscv/nrun.o \ | |
979 | @SIM_ENABLE_ARCH_riscv_TRUE@ riscv/libsim.a \ | |
1f1afa43 | 980 | @SIM_ENABLE_ARCH_riscv_TRUE@ $(am__DEPENDENCIES_4) |
c0c25232 MF |
981 | am_rl78_run_OBJECTS = |
982 | rl78_run_OBJECTS = $(am_rl78_run_OBJECTS) | |
983 | @SIM_ENABLE_ARCH_rl78_TRUE@rl78_run_DEPENDENCIES = rl78/main.o \ | |
1f1afa43 | 984 | @SIM_ENABLE_ARCH_rl78_TRUE@ rl78/libsim.a $(am__DEPENDENCIES_4) |
c0c25232 MF |
985 | am_rx_run_OBJECTS = |
986 | rx_run_OBJECTS = $(am_rx_run_OBJECTS) | |
987 | @SIM_ENABLE_ARCH_rx_TRUE@rx_run_DEPENDENCIES = rx/main.o rx/libsim.a \ | |
1f1afa43 | 988 | @SIM_ENABLE_ARCH_rx_TRUE@ $(am__DEPENDENCIES_4) |
70ab6bdd MF |
989 | @SIM_ENABLE_ARCH_sh_TRUE@am_sh_gencode_OBJECTS = sh/gencode.$(OBJEXT) |
990 | sh_gencode_OBJECTS = $(am_sh_gencode_OBJECTS) | |
991 | sh_gencode_LDADD = $(LDADD) | |
c0c25232 MF |
992 | am_sh_run_OBJECTS = |
993 | sh_run_OBJECTS = $(am_sh_run_OBJECTS) | |
994 | @SIM_ENABLE_ARCH_sh_TRUE@sh_run_DEPENDENCIES = sh/nrun.o sh/libsim.a \ | |
1f1afa43 | 995 | @SIM_ENABLE_ARCH_sh_TRUE@ $(am__DEPENDENCIES_4) |
a389375f MF |
996 | testsuite_common_alu_tst_SOURCES = testsuite/common/alu-tst.c |
997 | testsuite_common_alu_tst_OBJECTS = testsuite/common/alu-tst.$(OBJEXT) | |
998 | testsuite_common_alu_tst_LDADD = $(LDADD) | |
999 | testsuite_common_bits_gen_SOURCES = testsuite/common/bits-gen.c | |
1000 | testsuite_common_bits_gen_OBJECTS = \ | |
1001 | testsuite/common/bits-gen.$(OBJEXT) | |
1002 | testsuite_common_bits_gen_LDADD = $(LDADD) | |
1003 | testsuite_common_bits32m0_SOURCES = testsuite/common/bits32m0.c | |
1004 | testsuite_common_bits32m0_OBJECTS = \ | |
1005 | testsuite/common/bits32m0.$(OBJEXT) | |
1006 | testsuite_common_bits32m0_LDADD = $(LDADD) | |
1007 | testsuite_common_bits32m31_SOURCES = testsuite/common/bits32m31.c | |
1008 | testsuite_common_bits32m31_OBJECTS = \ | |
1009 | testsuite/common/bits32m31.$(OBJEXT) | |
1010 | testsuite_common_bits32m31_LDADD = $(LDADD) | |
1011 | testsuite_common_bits64m0_SOURCES = testsuite/common/bits64m0.c | |
1012 | testsuite_common_bits64m0_OBJECTS = \ | |
1013 | testsuite/common/bits64m0.$(OBJEXT) | |
1014 | testsuite_common_bits64m0_LDADD = $(LDADD) | |
1015 | testsuite_common_bits64m63_SOURCES = testsuite/common/bits64m63.c | |
1016 | testsuite_common_bits64m63_OBJECTS = \ | |
1017 | testsuite/common/bits64m63.$(OBJEXT) | |
1018 | testsuite_common_bits64m63_LDADD = $(LDADD) | |
1019 | testsuite_common_fpu_tst_SOURCES = testsuite/common/fpu-tst.c | |
1020 | testsuite_common_fpu_tst_OBJECTS = testsuite/common/fpu-tst.$(OBJEXT) | |
1021 | testsuite_common_fpu_tst_LDADD = $(LDADD) | |
c0c25232 MF |
1022 | am_v850_run_OBJECTS = |
1023 | v850_run_OBJECTS = $(am_v850_run_OBJECTS) | |
1024 | @SIM_ENABLE_ARCH_v850_TRUE@v850_run_DEPENDENCIES = v850/nrun.o \ | |
1f1afa43 | 1025 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/libsim.a $(am__DEPENDENCIES_4) |
6bddc3e8 MF |
1026 | AM_V_P = $(am__v_P_@AM_V@) |
1027 | am__v_P_ = $(am__v_P_@AM_DEFAULT_V@) | |
1028 | am__v_P_0 = false | |
1029 | am__v_P_1 = : | |
1030 | AM_V_GEN = $(am__v_GEN_@AM_V@) | |
1031 | am__v_GEN_ = $(am__v_GEN_@AM_DEFAULT_V@) | |
1032 | am__v_GEN_0 = @echo " GEN " $@; | |
1033 | am__v_GEN_1 = | |
1034 | AM_V_at = $(am__v_at_@AM_V@) | |
1035 | am__v_at_ = $(am__v_at_@AM_DEFAULT_V@) | |
1036 | am__v_at_0 = @ | |
1037 | am__v_at_1 = | |
b6b1c790 MF |
1038 | DEFAULT_INCLUDES = -I.@am__isrc@ |
1039 | depcomp = $(SHELL) $(top_srcdir)/../depcomp | |
1040 | am__depfiles_maybe = depfiles | |
1041 | am__mv = mv -f | |
1042 | COMPILE = $(CC) $(DEFS) $(DEFAULT_INCLUDES) $(INCLUDES) $(AM_CPPFLAGS) \ | |
1043 | $(CPPFLAGS) $(AM_CFLAGS) $(CFLAGS) | |
b5689863 MF |
1044 | LTCOMPILE = $(LIBTOOL) $(AM_V_lt) --tag=CC $(AM_LIBTOOLFLAGS) \ |
1045 | $(LIBTOOLFLAGS) --mode=compile $(CC) $(DEFS) \ | |
1046 | $(DEFAULT_INCLUDES) $(INCLUDES) $(AM_CPPFLAGS) $(CPPFLAGS) \ | |
1047 | $(AM_CFLAGS) $(CFLAGS) | |
b6b1c790 MF |
1048 | AM_V_CC = $(am__v_CC_@AM_V@) |
1049 | am__v_CC_ = $(am__v_CC_@AM_DEFAULT_V@) | |
1050 | am__v_CC_0 = @echo " CC " $@; | |
1051 | am__v_CC_1 = | |
1052 | CCLD = $(CC) | |
b5689863 MF |
1053 | LINK = $(LIBTOOL) $(AM_V_lt) --tag=CC $(AM_LIBTOOLFLAGS) \ |
1054 | $(LIBTOOLFLAGS) --mode=link $(CCLD) $(AM_CFLAGS) $(CFLAGS) \ | |
1055 | $(AM_LDFLAGS) $(LDFLAGS) -o $@ | |
b6b1c790 MF |
1056 | AM_V_CCLD = $(am__v_CCLD_@AM_V@) |
1057 | am__v_CCLD_ = $(am__v_CCLD_@AM_DEFAULT_V@) | |
1058 | am__v_CCLD_0 = @echo " CCLD " $@; | |
1059 | am__v_CCLD_1 = | |
6a8e18f0 | 1060 | SOURCES = $(aarch64_libsim_a_SOURCES) $(arm_libsim_a_SOURCES) \ |
bc1dd618 | 1061 | $(avr_libsim_a_SOURCES) $(bfin_libsim_a_SOURCES) \ |
cdbb77e4 | 1062 | $(bpf_libsim_a_SOURCES) $(common_libcommon_a_SOURCES) \ |
eaa678ec | 1063 | $(cr16_libsim_a_SOURCES) $(cris_libsim_a_SOURCES) \ |
3f6c63ac | 1064 | $(d10v_libsim_a_SOURCES) $(erc32_libsim_a_SOURCES) \ |
c26946a4 | 1065 | $(example_synacor_libsim_a_SOURCES) $(frv_libsim_a_SOURCES) \ |
3e9c9407 | 1066 | $(ft32_libsim_a_SOURCES) $(h8300_libsim_a_SOURCES) \ |
1486f22b | 1067 | $(igen_libigen_a_SOURCES) $(iq2000_libsim_a_SOURCES) \ |
ba3a8498 | 1068 | $(lm32_libsim_a_SOURCES) $(m32c_libsim_a_SOURCES) \ |
ccb68071 | 1069 | $(m32r_libsim_a_SOURCES) $(m68hc11_libsim_a_SOURCES) \ |
a6ead840 | 1070 | $(mcore_libsim_a_SOURCES) $(microblaze_libsim_a_SOURCES) \ |
1f1afa43 MF |
1071 | $(mips_libsim_a_SOURCES) $(aarch64_run_SOURCES) \ |
1072 | $(arm_run_SOURCES) $(avr_run_SOURCES) $(bfin_run_SOURCES) \ | |
1073 | $(bpf_run_SOURCES) $(cr16_gencode_SOURCES) $(cr16_run_SOURCES) \ | |
1074 | $(cris_run_SOURCES) $(cris_rvdummy_SOURCES) \ | |
1075 | $(d10v_gencode_SOURCES) $(d10v_run_SOURCES) \ | |
1076 | $(erc32_run_SOURCES) erc32/sis.c \ | |
c0c25232 MF |
1077 | $(example_synacor_run_SOURCES) $(frv_run_SOURCES) \ |
1078 | $(ft32_run_SOURCES) $(h8300_run_SOURCES) \ | |
1079 | $(igen_filter_SOURCES) $(igen_gen_SOURCES) \ | |
1080 | $(igen_igen_SOURCES) $(igen_ld_cache_SOURCES) \ | |
1081 | $(igen_ld_decode_SOURCES) $(igen_ld_insn_SOURCES) \ | |
1082 | $(igen_table_SOURCES) $(iq2000_run_SOURCES) \ | |
1083 | $(lm32_run_SOURCES) $(m32c_opc2c_SOURCES) $(m32c_run_SOURCES) \ | |
1084 | $(m32r_run_SOURCES) $(m68hc11_gencode_SOURCES) \ | |
1085 | $(m68hc11_run_SOURCES) $(mcore_run_SOURCES) \ | |
1086 | $(microblaze_run_SOURCES) $(mips_run_SOURCES) \ | |
1087 | $(mn10300_run_SOURCES) $(moxie_run_SOURCES) \ | |
1088 | $(msp430_run_SOURCES) $(or1k_run_SOURCES) ppc/psim.c \ | |
1089 | $(ppc_run_SOURCES) $(pru_run_SOURCES) $(riscv_run_SOURCES) \ | |
1090 | $(rl78_run_SOURCES) $(rx_run_SOURCES) $(sh_gencode_SOURCES) \ | |
1091 | $(sh_run_SOURCES) testsuite/common/alu-tst.c \ | |
cb9bdc02 MF |
1092 | testsuite/common/bits-gen.c testsuite/common/bits32m0.c \ |
1093 | testsuite/common/bits32m31.c testsuite/common/bits64m0.c \ | |
c0c25232 MF |
1094 | testsuite/common/bits64m63.c testsuite/common/fpu-tst.c \ |
1095 | $(v850_run_SOURCES) | |
6bddc3e8 MF |
1096 | RECURSIVE_TARGETS = all-recursive check-recursive cscopelist-recursive \ |
1097 | ctags-recursive dvi-recursive html-recursive info-recursive \ | |
1098 | install-data-recursive install-dvi-recursive \ | |
1099 | install-exec-recursive install-html-recursive \ | |
1100 | install-info-recursive install-pdf-recursive \ | |
1101 | install-ps-recursive install-recursive installcheck-recursive \ | |
1102 | installdirs-recursive pdf-recursive ps-recursive \ | |
1103 | tags-recursive uninstall-recursive | |
1104 | am__can_run_installinfo = \ | |
1105 | case $$AM_UPDATE_INFO_DIR in \ | |
1106 | n|no|NO) false;; \ | |
1107 | *) (install-info --version) >/dev/null 2>&1;; \ | |
1108 | esac | |
92bc001e MF |
1109 | am__vpath_adj_setup = srcdirstrip=`echo "$(srcdir)" | sed 's|.|.|g'`; |
1110 | am__vpath_adj = case $$p in \ | |
1111 | $(srcdir)/*) f=`echo "$$p" | sed "s|^$$srcdirstrip/||"`;; \ | |
1112 | *) f=$$p;; \ | |
1113 | esac; | |
1114 | am__strip_dir = f=`echo $$p | sed -e 's|^.*/||'`; | |
1115 | am__install_max = 40 | |
1116 | am__nobase_strip_setup = \ | |
1117 | srcdirstrip=`echo "$(srcdir)" | sed 's/[].[^$$\\*|]/\\\\&/g'` | |
1118 | am__nobase_strip = \ | |
1119 | for p in $$list; do echo "$$p"; done | sed -e "s|$$srcdirstrip/||" | |
1120 | am__nobase_list = $(am__nobase_strip_setup); \ | |
1121 | for p in $$list; do echo "$$p $$p"; done | \ | |
1122 | sed "s| $$srcdirstrip/| |;"' / .*\//!s/ .*/ ./; s,\( .*\)/[^/]*$$,\1,' | \ | |
1123 | $(AWK) 'BEGIN { files["."] = "" } { files[$$2] = files[$$2] " " $$1; \ | |
1124 | if (++n[$$2] == $(am__install_max)) \ | |
1125 | { print $$2, files[$$2]; n[$$2] = 0; files[$$2] = "" } } \ | |
1126 | END { for (dir in files) print dir, files[dir] }' | |
1127 | am__base_list = \ | |
1128 | sed '$$!N;$$!N;$$!N;$$!N;$$!N;$$!N;$$!N;s/\n/ /g' | \ | |
1129 | sed '$$!N;$$!N;$$!N;$$!N;s/\n/ /g' | |
1130 | am__uninstall_files_from_dir = { \ | |
1131 | test -z "$$files" \ | |
1132 | || { test ! -d "$$dir" && test ! -f "$$dir" && test ! -r "$$dir"; } \ | |
1133 | || { echo " ( cd '$$dir' && rm -f" $$files ")"; \ | |
1134 | $(am__cd) "$$dir" && rm -f $$files; }; \ | |
1135 | } | |
94f5dfed MF |
1136 | am__installdirs = "$(DESTDIR)$(armdocdir)" "$(DESTDIR)$(dtbdir)" \ |
1137 | "$(DESTDIR)$(erc32docdir)" "$(DESTDIR)$(frvdocdir)" \ | |
1138 | "$(DESTDIR)$(or1kdocdir)" "$(DESTDIR)$(ppcdocdir)" \ | |
1139 | "$(DESTDIR)$(rxdocdir)" "$(DESTDIR)$(pkgincludedir)" | |
1140 | DATA = $(armdoc_DATA) $(dtb_DATA) $(erc32doc_DATA) $(frvdoc_DATA) \ | |
1141 | $(or1kdoc_DATA) $(ppcdoc_DATA) $(rxdoc_DATA) | |
ed939535 MF |
1142 | am__pkginclude_HEADERS_DIST = $(srcroot)/include/sim/callback.h \ |
1143 | $(srcroot)/include/sim/sim.h | |
92bc001e | 1144 | HEADERS = $(pkginclude_HEADERS) |
6bddc3e8 MF |
1145 | RECURSIVE_CLEAN_TARGETS = mostlyclean-recursive clean-recursive \ |
1146 | distclean-recursive maintainer-clean-recursive | |
1147 | am__recursive_targets = \ | |
1148 | $(RECURSIVE_TARGETS) \ | |
1149 | $(RECURSIVE_CLEAN_TARGETS) \ | |
1150 | $(am__extra_recursive_targets) | |
1151 | AM_RECURSIVE_TARGETS = $(am__recursive_targets:-recursive=) TAGS CTAGS \ | |
a389375f | 1152 | cscope check recheck |
b15c5d7a MF |
1153 | am__tagged_files = $(HEADERS) $(SOURCES) $(TAGS_FILES) \ |
1154 | $(LISP)config.h.in | |
6bddc3e8 MF |
1155 | # Read a list of newline-separated strings from the standard input, |
1156 | # and print each of them once, without duplicates. Input order is | |
1157 | # *not* preserved. | |
1158 | am__uniquify_input = $(AWK) '\ | |
1159 | BEGIN { nonempty = 0; } \ | |
1160 | { items[$$0] = 1; nonempty = 1; } \ | |
1161 | END { if (nonempty) { for (i in items) print i; }; } \ | |
1162 | ' | |
1163 | # Make sure the list of sources is unique. This is necessary because, | |
1164 | # e.g., the same source file might be shared among _SOURCES variables | |
1165 | # for different programs/libraries. | |
1166 | am__define_uniq_tagged_files = \ | |
1167 | list='$(am__tagged_files)'; \ | |
1168 | unique=`for i in $$list; do \ | |
1169 | if test -f "$$i"; then echo $$i; else echo $(srcdir)/$$i; fi; \ | |
1170 | done | $(am__uniquify_input)` | |
1171 | ETAGS = etags | |
1172 | CTAGS = ctags | |
1173 | CSCOPE = cscope | |
6c57b87f MF |
1174 | DEJATOOL = $(PACKAGE) |
1175 | RUNTESTDEFAULTFLAGS = --tool $$tool --srcdir $$srcdir | |
1176 | EXPECT = expect | |
1177 | RUNTEST = runtest | |
a389375f MF |
1178 | am__tty_colors_dummy = \ |
1179 | mgn= red= grn= lgn= blu= brg= std=; \ | |
1180 | am__color_tests=no | |
1181 | am__tty_colors = { \ | |
1182 | $(am__tty_colors_dummy); \ | |
1183 | if test "X$(AM_COLOR_TESTS)" = Xno; then \ | |
1184 | am__color_tests=no; \ | |
1185 | elif test "X$(AM_COLOR_TESTS)" = Xalways; then \ | |
1186 | am__color_tests=yes; \ | |
1187 | elif test "X$$TERM" != Xdumb && { test -t 1; } 2>/dev/null; then \ | |
1188 | am__color_tests=yes; \ | |
1189 | fi; \ | |
1190 | if test $$am__color_tests = yes; then \ | |
1191 | red='\e[0;31m'; \ | |
1192 | grn='\e[0;32m'; \ | |
1193 | lgn='\e[1;32m'; \ | |
1194 | blu='\e[1;34m'; \ | |
1195 | mgn='\e[0;35m'; \ | |
1196 | brg='\e[1m'; \ | |
1197 | std='\e[m'; \ | |
1198 | fi; \ | |
1199 | } | |
a389375f MF |
1200 | am__recheck_rx = ^[ ]*:recheck:[ ]* |
1201 | am__global_test_result_rx = ^[ ]*:global-test-result:[ ]* | |
1202 | am__copy_in_global_log_rx = ^[ ]*:copy-in-global-log:[ ]* | |
1203 | # A command that, given a newline-separated list of test names on the | |
1204 | # standard input, print the name of the tests that are to be re-run | |
1205 | # upon "make recheck". | |
1206 | am__list_recheck_tests = $(AWK) '{ \ | |
1207 | recheck = 1; \ | |
1208 | while ((rc = (getline line < ($$0 ".trs"))) != 0) \ | |
1209 | { \ | |
1210 | if (rc < 0) \ | |
1211 | { \ | |
1212 | if ((getline line2 < ($$0 ".log")) < 0) \ | |
1213 | recheck = 0; \ | |
1214 | break; \ | |
1215 | } \ | |
1216 | else if (line ~ /$(am__recheck_rx)[nN][Oo]/) \ | |
1217 | { \ | |
1218 | recheck = 0; \ | |
1219 | break; \ | |
1220 | } \ | |
1221 | else if (line ~ /$(am__recheck_rx)[yY][eE][sS]/) \ | |
1222 | { \ | |
1223 | break; \ | |
1224 | } \ | |
1225 | }; \ | |
1226 | if (recheck) \ | |
1227 | print $$0; \ | |
1228 | close ($$0 ".trs"); \ | |
1229 | close ($$0 ".log"); \ | |
1230 | }' | |
1231 | # A command that, given a newline-separated list of test names on the | |
1232 | # standard input, create the global log from their .trs and .log files. | |
1233 | am__create_global_log = $(AWK) ' \ | |
1234 | function fatal(msg) \ | |
1235 | { \ | |
1236 | print "fatal: making $@: " msg | "cat >&2"; \ | |
1237 | exit 1; \ | |
1238 | } \ | |
1239 | function rst_section(header) \ | |
1240 | { \ | |
1241 | print header; \ | |
1242 | len = length(header); \ | |
1243 | for (i = 1; i <= len; i = i + 1) \ | |
1244 | printf "="; \ | |
1245 | printf "\n\n"; \ | |
1246 | } \ | |
1247 | { \ | |
1248 | copy_in_global_log = 1; \ | |
1249 | global_test_result = "RUN"; \ | |
1250 | while ((rc = (getline line < ($$0 ".trs"))) != 0) \ | |
1251 | { \ | |
1252 | if (rc < 0) \ | |
1253 | fatal("failed to read from " $$0 ".trs"); \ | |
1254 | if (line ~ /$(am__global_test_result_rx)/) \ | |
1255 | { \ | |
1256 | sub("$(am__global_test_result_rx)", "", line); \ | |
1257 | sub("[ ]*$$", "", line); \ | |
1258 | global_test_result = line; \ | |
1259 | } \ | |
1260 | else if (line ~ /$(am__copy_in_global_log_rx)[nN][oO]/) \ | |
1261 | copy_in_global_log = 0; \ | |
1262 | }; \ | |
1263 | if (copy_in_global_log) \ | |
1264 | { \ | |
1265 | rst_section(global_test_result ": " $$0); \ | |
1266 | while ((rc = (getline line < ($$0 ".log"))) != 0) \ | |
1267 | { \ | |
1268 | if (rc < 0) \ | |
1269 | fatal("failed to read from " $$0 ".log"); \ | |
1270 | print line; \ | |
1271 | }; \ | |
1272 | printf "\n"; \ | |
1273 | }; \ | |
1274 | close ($$0 ".trs"); \ | |
1275 | close ($$0 ".log"); \ | |
1276 | }' | |
1277 | # Restructured Text title. | |
1278 | am__rst_title = { sed 's/.*/ & /;h;s/./=/g;p;x;s/ *$$//;p;g' && echo; } | |
1279 | # Solaris 10 'make', and several other traditional 'make' implementations, | |
1280 | # pass "-e" to $(SHELL), and POSIX 2008 even requires this. Work around it | |
1281 | # by disabling -e (using the XSI extension "set +e") if it's set. | |
1282 | am__sh_e_setup = case $$- in *e*) set +e;; esac | |
1283 | # Default flags passed to test drivers. | |
1284 | am__common_driver_flags = \ | |
1285 | --color-tests "$$am__color_tests" \ | |
1286 | --enable-hard-errors "$$am__enable_hard_errors" \ | |
1287 | --expect-failure "$$am__expect_failure" | |
1288 | # To be inserted before the command running the test. Creates the | |
1289 | # directory for the log if needed. Stores in $dir the directory | |
1290 | # containing $f, in $tst the test, in $log the log. Executes the | |
1291 | # developer- defined test setup AM_TESTS_ENVIRONMENT (if any), and | |
1292 | # passes TESTS_ENVIRONMENT. Set up options for the wrapper that | |
1293 | # will run the test scripts (or their associated LOG_COMPILER, if | |
1294 | # thy have one). | |
1295 | am__check_pre = \ | |
1296 | $(am__sh_e_setup); \ | |
1297 | $(am__vpath_adj_setup) $(am__vpath_adj) \ | |
1298 | $(am__tty_colors); \ | |
1299 | srcdir=$(srcdir); export srcdir; \ | |
1300 | case "$@" in \ | |
1301 | */*) am__odir=`echo "./$@" | sed 's|/[^/]*$$||'`;; \ | |
1302 | *) am__odir=.;; \ | |
1303 | esac; \ | |
1304 | test "x$$am__odir" = x"." || test -d "$$am__odir" \ | |
1305 | || $(MKDIR_P) "$$am__odir" || exit $$?; \ | |
1306 | if test -f "./$$f"; then dir=./; \ | |
1307 | elif test -f "$$f"; then dir=; \ | |
1308 | else dir="$(srcdir)/"; fi; \ | |
1309 | tst=$$dir$$f; log='$@'; \ | |
1310 | if test -n '$(DISABLE_HARD_ERRORS)'; then \ | |
1311 | am__enable_hard_errors=no; \ | |
1312 | else \ | |
1313 | am__enable_hard_errors=yes; \ | |
1314 | fi; \ | |
1315 | case " $(XFAIL_TESTS) " in \ | |
1316 | *[\ \ ]$$f[\ \ ]* | *[\ \ ]$$dir$$f[\ \ ]*) \ | |
1317 | am__expect_failure=yes;; \ | |
1318 | *) \ | |
1319 | am__expect_failure=no;; \ | |
1320 | esac; \ | |
1321 | $(AM_TESTS_ENVIRONMENT) $(TESTS_ENVIRONMENT) | |
1322 | # A shell command to get the names of the tests scripts with any registered | |
1323 | # extension removed (i.e., equivalently, the names of the test logs, with | |
1324 | # the '.log' extension removed). The result is saved in the shell variable | |
1325 | # '$bases'. This honors runtime overriding of TESTS and TEST_LOGS. Sadly, | |
1326 | # we cannot use something simpler, involving e.g., "$(TEST_LOGS:.log=)", | |
1327 | # since that might cause problem with VPATH rewrites for suffix-less tests. | |
1328 | # See also 'test-harness-vpath-rewrite.sh' and 'test-trs-basic.sh'. | |
1329 | am__set_TESTS_bases = \ | |
1330 | bases='$(TEST_LOGS)'; \ | |
1331 | bases=`for i in $$bases; do echo $$i; done | sed 's/\.log$$//'`; \ | |
1332 | bases=`echo $$bases` | |
1333 | RECHECK_LOGS = $(TEST_LOGS) | |
1334 | TEST_SUITE_LOG = test-suite.log | |
1335 | TEST_EXTENSIONS = @EXEEXT@ .test | |
1336 | LOG_DRIVER = $(SHELL) $(top_srcdir)/../test-driver | |
1337 | LOG_COMPILE = $(LOG_COMPILER) $(AM_LOG_FLAGS) $(LOG_FLAGS) | |
1338 | am__set_b = \ | |
1339 | case '$@' in \ | |
1340 | */*) \ | |
1341 | case '$*' in \ | |
1342 | */*) b='$*';; \ | |
1343 | *) b=`echo '$@' | sed 's/\.log$$//'`; \ | |
1344 | esac;; \ | |
1345 | *) \ | |
1346 | b='$*';; \ | |
1347 | esac | |
1348 | am__test_logs1 = $(TESTS:=.log) | |
1349 | am__test_logs2 = $(am__test_logs1:@EXEEXT@.log=.log) | |
1350 | TEST_LOGS = $(am__test_logs2:.test.log=.log) | |
1351 | TEST_LOG_DRIVER = $(SHELL) $(top_srcdir)/../test-driver | |
1352 | TEST_LOG_COMPILE = $(TEST_LOG_COMPILER) $(AM_TEST_LOG_FLAGS) \ | |
1353 | $(TEST_LOG_FLAGS) | |
6bddc3e8 MF |
1354 | DIST_SUBDIRS = $(SUBDIRS) |
1355 | ACLOCAL = @ACLOCAL@ | |
1356 | AMTAR = @AMTAR@ | |
1357 | AM_DEFAULT_VERBOSITY = @AM_DEFAULT_VERBOSITY@ | |
1358 | AR = @AR@ | |
aa0fca16 | 1359 | AR_FOR_BUILD = @AR_FOR_BUILD@ |
dc4e1fde | 1360 | AS_FOR_TARGET = @AS_FOR_TARGET@ |
8996c210 MF |
1361 | AS_FOR_TARGET_AARCH64 = @AS_FOR_TARGET_AARCH64@ |
1362 | AS_FOR_TARGET_ARM = @AS_FOR_TARGET_ARM@ | |
1363 | AS_FOR_TARGET_AVR = @AS_FOR_TARGET_AVR@ | |
1364 | AS_FOR_TARGET_BFIN = @AS_FOR_TARGET_BFIN@ | |
1365 | AS_FOR_TARGET_BPF = @AS_FOR_TARGET_BPF@ | |
1366 | AS_FOR_TARGET_CR16 = @AS_FOR_TARGET_CR16@ | |
1367 | AS_FOR_TARGET_CRIS = @AS_FOR_TARGET_CRIS@ | |
1368 | AS_FOR_TARGET_D10V = @AS_FOR_TARGET_D10V@ | |
1369 | AS_FOR_TARGET_ERC32 = @AS_FOR_TARGET_ERC32@ | |
1370 | AS_FOR_TARGET_EXAMPLE_SYNACOR = @AS_FOR_TARGET_EXAMPLE_SYNACOR@ | |
1371 | AS_FOR_TARGET_FRV = @AS_FOR_TARGET_FRV@ | |
1372 | AS_FOR_TARGET_FT32 = @AS_FOR_TARGET_FT32@ | |
1373 | AS_FOR_TARGET_H8300 = @AS_FOR_TARGET_H8300@ | |
1374 | AS_FOR_TARGET_IQ2000 = @AS_FOR_TARGET_IQ2000@ | |
1375 | AS_FOR_TARGET_LM32 = @AS_FOR_TARGET_LM32@ | |
1376 | AS_FOR_TARGET_M32C = @AS_FOR_TARGET_M32C@ | |
1377 | AS_FOR_TARGET_M32R = @AS_FOR_TARGET_M32R@ | |
1378 | AS_FOR_TARGET_M68HC11 = @AS_FOR_TARGET_M68HC11@ | |
1379 | AS_FOR_TARGET_MCORE = @AS_FOR_TARGET_MCORE@ | |
1380 | AS_FOR_TARGET_MICROBLAZE = @AS_FOR_TARGET_MICROBLAZE@ | |
1381 | AS_FOR_TARGET_MIPS = @AS_FOR_TARGET_MIPS@ | |
1382 | AS_FOR_TARGET_MN10300 = @AS_FOR_TARGET_MN10300@ | |
1383 | AS_FOR_TARGET_MOXIE = @AS_FOR_TARGET_MOXIE@ | |
1384 | AS_FOR_TARGET_MSP430 = @AS_FOR_TARGET_MSP430@ | |
1385 | AS_FOR_TARGET_OR1K = @AS_FOR_TARGET_OR1K@ | |
1386 | AS_FOR_TARGET_PPC = @AS_FOR_TARGET_PPC@ | |
1387 | AS_FOR_TARGET_PRU = @AS_FOR_TARGET_PRU@ | |
1388 | AS_FOR_TARGET_RISCV = @AS_FOR_TARGET_RISCV@ | |
1389 | AS_FOR_TARGET_RL78 = @AS_FOR_TARGET_RL78@ | |
1390 | AS_FOR_TARGET_RX = @AS_FOR_TARGET_RX@ | |
1391 | AS_FOR_TARGET_SH = @AS_FOR_TARGET_SH@ | |
1392 | AS_FOR_TARGET_V850 = @AS_FOR_TARGET_V850@ | |
6bddc3e8 MF |
1393 | AUTOCONF = @AUTOCONF@ |
1394 | AUTOHEADER = @AUTOHEADER@ | |
1395 | AUTOMAKE = @AUTOMAKE@ | |
1396 | AWK = @AWK@ | |
1397 | CC = @CC@ | |
1398 | CCDEPMODE = @CCDEPMODE@ | |
1399 | CC_FOR_BUILD = @CC_FOR_BUILD@ | |
dc4e1fde | 1400 | CC_FOR_TARGET = @CC_FOR_TARGET@ |
8996c210 MF |
1401 | CC_FOR_TARGET_AARCH64 = @CC_FOR_TARGET_AARCH64@ |
1402 | CC_FOR_TARGET_ARM = @CC_FOR_TARGET_ARM@ | |
1403 | CC_FOR_TARGET_AVR = @CC_FOR_TARGET_AVR@ | |
1404 | CC_FOR_TARGET_BFIN = @CC_FOR_TARGET_BFIN@ | |
1405 | CC_FOR_TARGET_BPF = @CC_FOR_TARGET_BPF@ | |
1406 | CC_FOR_TARGET_CR16 = @CC_FOR_TARGET_CR16@ | |
1407 | CC_FOR_TARGET_CRIS = @CC_FOR_TARGET_CRIS@ | |
1408 | CC_FOR_TARGET_D10V = @CC_FOR_TARGET_D10V@ | |
1409 | CC_FOR_TARGET_ERC32 = @CC_FOR_TARGET_ERC32@ | |
1410 | CC_FOR_TARGET_EXAMPLE_SYNACOR = @CC_FOR_TARGET_EXAMPLE_SYNACOR@ | |
1411 | CC_FOR_TARGET_FRV = @CC_FOR_TARGET_FRV@ | |
1412 | CC_FOR_TARGET_FT32 = @CC_FOR_TARGET_FT32@ | |
1413 | CC_FOR_TARGET_H8300 = @CC_FOR_TARGET_H8300@ | |
1414 | CC_FOR_TARGET_IQ2000 = @CC_FOR_TARGET_IQ2000@ | |
1415 | CC_FOR_TARGET_LM32 = @CC_FOR_TARGET_LM32@ | |
1416 | CC_FOR_TARGET_M32C = @CC_FOR_TARGET_M32C@ | |
1417 | CC_FOR_TARGET_M32R = @CC_FOR_TARGET_M32R@ | |
1418 | CC_FOR_TARGET_M68HC11 = @CC_FOR_TARGET_M68HC11@ | |
1419 | CC_FOR_TARGET_MCORE = @CC_FOR_TARGET_MCORE@ | |
1420 | CC_FOR_TARGET_MICROBLAZE = @CC_FOR_TARGET_MICROBLAZE@ | |
1421 | CC_FOR_TARGET_MIPS = @CC_FOR_TARGET_MIPS@ | |
1422 | CC_FOR_TARGET_MN10300 = @CC_FOR_TARGET_MN10300@ | |
1423 | CC_FOR_TARGET_MOXIE = @CC_FOR_TARGET_MOXIE@ | |
1424 | CC_FOR_TARGET_MSP430 = @CC_FOR_TARGET_MSP430@ | |
1425 | CC_FOR_TARGET_OR1K = @CC_FOR_TARGET_OR1K@ | |
1426 | CC_FOR_TARGET_PPC = @CC_FOR_TARGET_PPC@ | |
1427 | CC_FOR_TARGET_PRU = @CC_FOR_TARGET_PRU@ | |
1428 | CC_FOR_TARGET_RISCV = @CC_FOR_TARGET_RISCV@ | |
1429 | CC_FOR_TARGET_RL78 = @CC_FOR_TARGET_RL78@ | |
1430 | CC_FOR_TARGET_RX = @CC_FOR_TARGET_RX@ | |
1431 | CC_FOR_TARGET_SH = @CC_FOR_TARGET_SH@ | |
1432 | CC_FOR_TARGET_V850 = @CC_FOR_TARGET_V850@ | |
6bddc3e8 MF |
1433 | CFLAGS = @CFLAGS@ |
1434 | CFLAGS_FOR_BUILD = @CFLAGS_FOR_BUILD@ | |
1bf5c342 | 1435 | CGEN_MAINT = @CGEN_MAINT@ |
6bddc3e8 MF |
1436 | CPP = @CPP@ |
1437 | CPPFLAGS = @CPPFLAGS@ | |
fde7c6bf | 1438 | CPPFLAGS_FOR_BUILD = @CPPFLAGS_FOR_BUILD@ |
6bddc3e8 | 1439 | CYGPATH_W = @CYGPATH_W@ |
c2783492 | 1440 | C_DIALECT = @C_DIALECT@ |
6bddc3e8 MF |
1441 | DEFS = @DEFS@ |
1442 | DEPDIR = @DEPDIR@ | |
b5689863 | 1443 | DSYMUTIL = @DSYMUTIL@ |
a979f2a0 | 1444 | DTC = @DTC@ |
b5689863 | 1445 | DUMPBIN = @DUMPBIN@ |
6bddc3e8 MF |
1446 | ECHO_C = @ECHO_C@ |
1447 | ECHO_N = @ECHO_N@ | |
1448 | ECHO_T = @ECHO_T@ | |
c2783492 | 1449 | EGREP = @EGREP@ |
6bddc3e8 | 1450 | EXEEXT = @EXEEXT@ |
b5689863 | 1451 | FGREP = @FGREP@ |
c2783492 | 1452 | GREP = @GREP@ |
111b1cf9 | 1453 | IGEN_FLAGS_SMP = @IGEN_FLAGS_SMP@ |
6bddc3e8 MF |
1454 | INSTALL = @INSTALL@ |
1455 | INSTALL_DATA = @INSTALL_DATA@ | |
1456 | INSTALL_PROGRAM = @INSTALL_PROGRAM@ | |
1457 | INSTALL_SCRIPT = @INSTALL_SCRIPT@ | |
1458 | INSTALL_STRIP_PROGRAM = @INSTALL_STRIP_PROGRAM@ | |
b5689863 | 1459 | LD = @LD@ |
6bddc3e8 | 1460 | LDFLAGS = @LDFLAGS@ |
c2783492 | 1461 | LDFLAGS_FOR_BUILD = @LDFLAGS_FOR_BUILD@ |
dc4e1fde | 1462 | LD_FOR_TARGET = @LD_FOR_TARGET@ |
8996c210 MF |
1463 | LD_FOR_TARGET_AARCH64 = @LD_FOR_TARGET_AARCH64@ |
1464 | LD_FOR_TARGET_ARM = @LD_FOR_TARGET_ARM@ | |
1465 | LD_FOR_TARGET_AVR = @LD_FOR_TARGET_AVR@ | |
1466 | LD_FOR_TARGET_BFIN = @LD_FOR_TARGET_BFIN@ | |
1467 | LD_FOR_TARGET_BPF = @LD_FOR_TARGET_BPF@ | |
1468 | LD_FOR_TARGET_CR16 = @LD_FOR_TARGET_CR16@ | |
1469 | LD_FOR_TARGET_CRIS = @LD_FOR_TARGET_CRIS@ | |
1470 | LD_FOR_TARGET_D10V = @LD_FOR_TARGET_D10V@ | |
1471 | LD_FOR_TARGET_ERC32 = @LD_FOR_TARGET_ERC32@ | |
1472 | LD_FOR_TARGET_EXAMPLE_SYNACOR = @LD_FOR_TARGET_EXAMPLE_SYNACOR@ | |
1473 | LD_FOR_TARGET_FRV = @LD_FOR_TARGET_FRV@ | |
1474 | LD_FOR_TARGET_FT32 = @LD_FOR_TARGET_FT32@ | |
1475 | LD_FOR_TARGET_H8300 = @LD_FOR_TARGET_H8300@ | |
1476 | LD_FOR_TARGET_IQ2000 = @LD_FOR_TARGET_IQ2000@ | |
1477 | LD_FOR_TARGET_LM32 = @LD_FOR_TARGET_LM32@ | |
1478 | LD_FOR_TARGET_M32C = @LD_FOR_TARGET_M32C@ | |
1479 | LD_FOR_TARGET_M32R = @LD_FOR_TARGET_M32R@ | |
1480 | LD_FOR_TARGET_M68HC11 = @LD_FOR_TARGET_M68HC11@ | |
1481 | LD_FOR_TARGET_MCORE = @LD_FOR_TARGET_MCORE@ | |
1482 | LD_FOR_TARGET_MICROBLAZE = @LD_FOR_TARGET_MICROBLAZE@ | |
1483 | LD_FOR_TARGET_MIPS = @LD_FOR_TARGET_MIPS@ | |
1484 | LD_FOR_TARGET_MN10300 = @LD_FOR_TARGET_MN10300@ | |
1485 | LD_FOR_TARGET_MOXIE = @LD_FOR_TARGET_MOXIE@ | |
1486 | LD_FOR_TARGET_MSP430 = @LD_FOR_TARGET_MSP430@ | |
1487 | LD_FOR_TARGET_OR1K = @LD_FOR_TARGET_OR1K@ | |
1488 | LD_FOR_TARGET_PPC = @LD_FOR_TARGET_PPC@ | |
1489 | LD_FOR_TARGET_PRU = @LD_FOR_TARGET_PRU@ | |
1490 | LD_FOR_TARGET_RISCV = @LD_FOR_TARGET_RISCV@ | |
1491 | LD_FOR_TARGET_RL78 = @LD_FOR_TARGET_RL78@ | |
1492 | LD_FOR_TARGET_RX = @LD_FOR_TARGET_RX@ | |
1493 | LD_FOR_TARGET_SH = @LD_FOR_TARGET_SH@ | |
1494 | LD_FOR_TARGET_V850 = @LD_FOR_TARGET_V850@ | |
6bddc3e8 MF |
1495 | LIBOBJS = @LIBOBJS@ |
1496 | LIBS = @LIBS@ | |
b5689863 MF |
1497 | LIBTOOL = @LIBTOOL@ |
1498 | LIPO = @LIPO@ | |
1499 | LN_S = @LN_S@ | |
6bddc3e8 | 1500 | LTLIBOBJS = @LTLIBOBJS@ |
8c379db2 | 1501 | MAINT = @MAINT@ |
6bddc3e8 MF |
1502 | MAKEINFO = @MAKEINFO@ |
1503 | MKDIR_P = @MKDIR_P@ | |
b5689863 MF |
1504 | NM = @NM@ |
1505 | NMEDIT = @NMEDIT@ | |
1506 | OBJDUMP = @OBJDUMP@ | |
6bddc3e8 | 1507 | OBJEXT = @OBJEXT@ |
b5689863 MF |
1508 | OTOOL = @OTOOL@ |
1509 | OTOOL64 = @OTOOL64@ | |
6bddc3e8 MF |
1510 | PACKAGE = @PACKAGE@ |
1511 | PACKAGE_BUGREPORT = @PACKAGE_BUGREPORT@ | |
1512 | PACKAGE_NAME = @PACKAGE_NAME@ | |
1513 | PACKAGE_STRING = @PACKAGE_STRING@ | |
1514 | PACKAGE_TARNAME = @PACKAGE_TARNAME@ | |
1515 | PACKAGE_URL = @PACKAGE_URL@ | |
1516 | PACKAGE_VERSION = @PACKAGE_VERSION@ | |
1517 | PATH_SEPARATOR = @PATH_SEPARATOR@ | |
6dd65fc0 | 1518 | PKGVERSION = @PKGVERSION@ |
d57b6533 MF |
1519 | PKG_CONFIG = @PKG_CONFIG@ |
1520 | PKG_CONFIG_LIBDIR = @PKG_CONFIG_LIBDIR@ | |
1521 | PKG_CONFIG_PATH = @PKG_CONFIG_PATH@ | |
6bddc3e8 | 1522 | RANLIB = @RANLIB@ |
aa0fca16 | 1523 | RANLIB_FOR_BUILD = @RANLIB_FOR_BUILD@ |
5d0b3088 MF |
1524 | READLINE_CFLAGS = @READLINE_CFLAGS@ |
1525 | READLINE_LIB = @READLINE_LIB@ | |
6dd65fc0 MF |
1526 | REPORT_BUGS_TEXI = @REPORT_BUGS_TEXI@ |
1527 | REPORT_BUGS_TO = @REPORT_BUGS_TO@ | |
d57b6533 MF |
1528 | SDL_CFLAGS = @SDL_CFLAGS@ |
1529 | SDL_LIBS = @SDL_LIBS@ | |
b5689863 | 1530 | SED = @SED@ |
6bddc3e8 MF |
1531 | SET_MAKE = @SET_MAKE@ |
1532 | SHELL = @SHELL@ | |
36bb57e4 MF |
1533 | SIM_COMMON_BUILD_FALSE = @SIM_COMMON_BUILD_FALSE@ |
1534 | SIM_COMMON_BUILD_TRUE = @SIM_COMMON_BUILD_TRUE@ | |
2ba09f42 | 1535 | SIM_ENABLED_ARCHES = @SIM_ENABLED_ARCHES@ |
408a44aa | 1536 | SIM_FRV_TRAPDUMP_FLAGS = @SIM_FRV_TRAPDUMP_FLAGS@ |
682a2a82 MF |
1537 | SIM_HW_CFLAGS = @SIM_HW_CFLAGS@ |
1538 | SIM_HW_SOCKSER = @SIM_HW_SOCKSER@ | |
d73f39ee | 1539 | SIM_INLINE = @SIM_INLINE@ |
19b11256 | 1540 | SIM_MIPS_BITSIZE = @SIM_MIPS_BITSIZE@ |
d455df98 | 1541 | SIM_MIPS_FPU_BITSIZE = @SIM_MIPS_FPU_BITSIZE@ |
abc494c6 | 1542 | SIM_MIPS_GEN = @SIM_MIPS_GEN@ |
4c45662c | 1543 | SIM_MIPS_IGEN_ITABLE_FLAGS = @SIM_MIPS_IGEN_ITABLE_FLAGS@ |
abc494c6 | 1544 | SIM_MIPS_M16_FLAGS = @SIM_MIPS_M16_FLAGS@ |
abc494c6 MF |
1545 | SIM_MIPS_MULTI_IGEN_CONFIGS = @SIM_MIPS_MULTI_IGEN_CONFIGS@ |
1546 | SIM_MIPS_MULTI_OBJ = @SIM_MIPS_MULTI_OBJ@ | |
1547 | SIM_MIPS_MULTI_SRC = @SIM_MIPS_MULTI_SRC@ | |
07f60ed8 | 1548 | SIM_MIPS_SINGLE_FLAGS = @SIM_MIPS_SINGLE_FLAGS@ |
2d5700ad | 1549 | SIM_MIPS_SUBTARGET = @SIM_MIPS_SUBTARGET@ |
a0e674c1 | 1550 | SIM_PRIMARY_TARGET = @SIM_PRIMARY_TARGET@ |
1787fcc4 | 1551 | SIM_RISCV_BITSIZE = @SIM_RISCV_BITSIZE@ |
e173c80f | 1552 | SIM_RX_CYCLE_ACCURATE_FLAGS = @SIM_RX_CYCLE_ACCURATE_FLAGS@ |
36bb57e4 | 1553 | SIM_SUBDIRS = @SIM_SUBDIRS@ |
8996c210 | 1554 | SIM_TOOLCHAIN_VARS = @SIM_TOOLCHAIN_VARS@ |
6bddc3e8 | 1555 | STRIP = @STRIP@ |
5d0b3088 | 1556 | TERMCAP_LIB = @TERMCAP_LIB@ |
6bddc3e8 | 1557 | VERSION = @VERSION@ |
47ce766a MF |
1558 | WARN_CFLAGS = @WARN_CFLAGS@ |
1559 | WERROR_CFLAGS = @WERROR_CFLAGS@ | |
6bddc3e8 | 1560 | abs_builddir = @abs_builddir@ |
5e25901f | 1561 | abs_srcdir = @abs_srcdir@ |
6bddc3e8 MF |
1562 | abs_top_builddir = @abs_top_builddir@ |
1563 | abs_top_srcdir = @abs_top_srcdir@ | |
1564 | ac_ct_CC = @ac_ct_CC@ | |
b5689863 | 1565 | ac_ct_DUMPBIN = @ac_ct_DUMPBIN@ |
6bddc3e8 MF |
1566 | am__include = @am__include@ |
1567 | am__leading_dot = @am__leading_dot@ | |
1568 | am__quote = @am__quote@ | |
1569 | am__tar = @am__tar@ | |
1570 | am__untar = @am__untar@ | |
1571 | bindir = @bindir@ | |
1572 | build = @build@ | |
1573 | build_alias = @build_alias@ | |
1574 | build_cpu = @build_cpu@ | |
1575 | build_os = @build_os@ | |
1576 | build_vendor = @build_vendor@ | |
1577 | builddir = @builddir@ | |
1bf5c342 MF |
1578 | cgen = @cgen@ |
1579 | cgendir = @cgendir@ | |
6bddc3e8 MF |
1580 | datadir = @datadir@ |
1581 | datarootdir = @datarootdir@ | |
1582 | docdir = @docdir@ | |
1583 | dvidir = @dvidir@ | |
c906108c | 1584 | exec_prefix = @exec_prefix@ |
6bddc3e8 | 1585 | host = @host@ |
c906108c | 1586 | host_alias = @host_alias@ |
6bddc3e8 MF |
1587 | host_cpu = @host_cpu@ |
1588 | host_os = @host_os@ | |
1589 | host_vendor = @host_vendor@ | |
1590 | htmldir = @htmldir@ | |
1591 | includedir = @includedir@ | |
1592 | infodir = @infodir@ | |
1593 | install_sh = @install_sh@ | |
c906108c | 1594 | libdir = @libdir@ |
6bddc3e8 MF |
1595 | libexecdir = @libexecdir@ |
1596 | localedir = @localedir@ | |
1597 | localstatedir = @localstatedir@ | |
c906108c | 1598 | mandir = @mandir@ |
6bddc3e8 MF |
1599 | mkdir_p = @mkdir_p@ |
1600 | oldincludedir = @oldincludedir@ | |
1601 | pdfdir = @pdfdir@ | |
1602 | prefix = @prefix@ | |
1603 | program_transform_name = @program_transform_name@ | |
1604 | psdir = @psdir@ | |
1605 | sbindir = @sbindir@ | |
1606 | sharedstatedir = @sharedstatedir@ | |
36bb57e4 | 1607 | sim_bitsize = @sim_bitsize@ |
36bb57e4 | 1608 | sim_float = @sim_float@ |
6bddc3e8 MF |
1609 | srcdir = @srcdir@ |
1610 | subdirs = @subdirs@ | |
1611 | sysconfdir = @sysconfdir@ | |
1612 | target = @target@ | |
1613 | target_alias = @target_alias@ | |
1614 | target_cpu = @target_cpu@ | |
1615 | target_os = @target_os@ | |
1616 | target_vendor = @target_vendor@ | |
1617 | top_build_prefix = @top_build_prefix@ | |
1618 | top_builddir = @top_builddir@ | |
1619 | top_srcdir = @top_srcdir@ | |
6c57b87f | 1620 | AUTOMAKE_OPTIONS = dejagnu foreign no-dist subdir-objects |
c2783492 | 1621 | ACLOCAL_AMFLAGS = -Im4 -I.. -I../config |
46a1e1f2 | 1622 | GNULIB_PARENT_DIR = .. |
0a129eb1 | 1623 | srccom = $(srcdir)/common |
6bddc3e8 | 1624 | srcroot = $(srcdir)/.. |
36bb57e4 | 1625 | SUBDIRS = @subdirs@ $(SIM_SUBDIRS) |
d47ea1b9 | 1626 | AM_MAKEFLAGS = SIM_NEW_COMMON_OBJS_="$(SIM_NEW_COMMON_OBJS)" \ |
eaa678ec | 1627 | $(am__append_3) $(am__append_16) $(am__append_30) \ |
ccb68071 | 1628 | $(am__append_63) $(am__append_74) $(am__append_80) \ |
1f1afa43 | 1629 | $(am__append_93) $(am__append_102) |
fb2c495f | 1630 | pkginclude_HEADERS = $(am__append_1) |
6a8e18f0 | 1631 | noinst_LIBRARIES = common/libcommon.a $(am__append_5) $(am__append_8) \ |
cdbb77e4 | 1632 | $(am__append_10) $(am__append_12) $(am__append_14) \ |
faf177df | 1633 | $(am__append_17) $(am__append_22) $(am__append_28) \ |
c26946a4 | 1634 | $(am__append_35) $(am__append_41) $(am__append_45) \ |
1486f22b | 1635 | $(am__append_47) $(am__append_52) $(am__append_54) \ |
8136f057 | 1636 | $(am__append_56) $(am__append_61) $(am__append_67) \ |
a6ead840 | 1637 | $(am__append_72) $(am__append_78) $(am__append_84) \ |
1f1afa43 | 1638 | $(am__append_86) $(am__append_91) |
eaa678ec | 1639 | BUILT_SOURCES = $(am__append_19) $(am__append_24) $(am__append_32) \ |
1486f22b | 1640 | $(am__append_37) $(am__append_49) $(am__append_58) \ |
1f1afa43 MF |
1641 | $(am__append_64) $(am__append_75) $(am__append_94) \ |
1642 | $(am__append_103) $(am__append_109) $(am__append_118) \ | |
1643 | $(am__append_123) | |
015f7b74 MF |
1644 | CLEANFILES = common/version.c common/version.c-stamp \ |
1645 | testsuite/common/bits-gen testsuite/common/bits32m0.c \ | |
a389375f MF |
1646 | testsuite/common/bits32m31.c testsuite/common/bits64m0.c \ |
1647 | testsuite/common/bits64m63.c | |
1f1afa43 | 1648 | DISTCLEANFILES = $(am__append_100) |
f4ac2306 | 1649 | MOSTLYCLEANFILES = core $(common_HW_CONFIG_H_TARGETS) $(patsubst \ |
437eeee9 MF |
1650 | %,%/stamp-hw,$(SIM_ENABLED_ARCHES)) \ |
1651 | $(common_GEN_MODULES_C_TARGETS) $(patsubst \ | |
1652 | %,%/stamp-modules,$(SIM_ENABLED_ARCHES)) $(am__append_7) \ | |
cdbb77e4 | 1653 | site-sim-config.exp testrun.log testrun.sum $(am__append_21) \ |
faf177df | 1654 | $(am__append_27) $(am__append_34) $(am__append_40) \ |
000f7bee | 1655 | $(am__append_51) $(am__append_60) $(am__append_66) \ |
ccb68071 | 1656 | $(am__append_71) $(am__append_77) $(am__append_83) \ |
1f1afa43 MF |
1657 | $(am__append_99) $(am__append_105) $(am__append_111) \ |
1658 | $(am__append_121) $(am__append_125) | |
47ce766a | 1659 | AM_CFLAGS = $(WERROR_CFLAGS) $(WARN_CFLAGS) |
a1af8f40 | 1660 | AM_CPPFLAGS = $(INCGNU) -I$(srcroot)/include -I../bfd -I.. \ |
bfc96c10 MF |
1661 | $(SIM_HW_CFLAGS) $(SIM_INLINE) -I$(srcdir)/common \ |
1662 | -DSIM_COMMON_BUILD | |
1663 | AM_CPPFLAGS_FOR_BUILD = -I$(srcroot)/include $(SIM_HW_CFLAGS) \ | |
1664 | $(SIM_INLINE) -I$(srcdir)/common | |
fde7c6bf | 1665 | COMPILE_FOR_BUILD = $(CC_FOR_BUILD) $(AM_CPPFLAGS_FOR_BUILD) $(CPPFLAGS_FOR_BUILD) $(CFLAGS_FOR_BUILD) |
c2783492 | 1666 | LINK_FOR_BUILD = $(CC_FOR_BUILD) $(CFLAGS_FOR_BUILD) $(LDFLAGS_FOR_BUILD) -o $@ |
f4ac2306 | 1667 | SIM_ALL_RECURSIVE_DEPS = common/libcommon.a \ |
437eeee9 | 1668 | $(common_HW_CONFIG_H_TARGETS) $(common_GEN_MODULES_C_TARGETS) \ |
2cbdcc34 | 1669 | $(am__append_4) $(am__append_20) $(am__append_25) \ |
c26946a4 | 1670 | $(am__append_33) $(am__append_38) $(am__append_50) \ |
ba3a8498 | 1671 | $(am__append_59) $(am__append_65) $(am__append_69) \ |
1f1afa43 MF |
1672 | $(am__append_76) $(am__append_81) $(am__append_98) \ |
1673 | $(am__append_104) $(am__append_110) $(am__append_119) \ | |
1674 | $(am__append_124) | |
63bf33ff | 1675 | SIM_INSTALL_DATA_LOCAL_DEPS = |
3f6c63ac MF |
1676 | SIM_INSTALL_EXEC_LOCAL_DEPS = $(am__append_43) |
1677 | SIM_UNINSTALL_LOCAL_DEPS = $(am__append_44) | |
5bea0c32 | 1678 | common_libcommon_a_SOURCES = \ |
cd3ee89d | 1679 | common/callback.c \ |
ad9cc209 | 1680 | common/portability.c \ |
dd8e16ea | 1681 | common/sim-load.c \ |
66882204 | 1682 | common/syscall.c \ |
a7e40a99 | 1683 | common/target-newlib-errno.c \ |
670817b9 | 1684 | common/target-newlib-open.c \ |
88c8370b | 1685 | common/target-newlib-signal.c \ |
64ae70dd | 1686 | common/target-newlib-syscall.c \ |
5bea0c32 MF |
1687 | common/version.c |
1688 | ||
d47ea1b9 MF |
1689 | SIM_COMMON_HW_OBJS = \ |
1690 | hw-alloc.o \ | |
1691 | hw-base.o \ | |
1692 | hw-device.o \ | |
1693 | hw-events.o \ | |
1694 | hw-handles.o \ | |
1695 | hw-instances.o \ | |
1696 | hw-ports.o \ | |
1697 | hw-properties.o \ | |
1698 | hw-tree.o \ | |
1699 | sim-hw.o | |
1700 | ||
1701 | SIM_NEW_COMMON_OBJS = sim-arange.o sim-bits.o sim-close.o \ | |
1702 | sim-command.o sim-config.o sim-core.o sim-cpu.o sim-endian.o \ | |
1703 | sim-engine.o sim-events.o sim-fpu.o sim-hload.o sim-hrw.o \ | |
1704 | sim-io.o sim-info.o sim-memopt.o sim-model.o sim-module.o \ | |
1705 | sim-options.o sim-profile.o sim-reason.o sim-reg.o \ | |
1706 | sim-signal.o sim-stop.o sim-syscall.o sim-trace.o sim-utils.o \ | |
1707 | sim-watch.o $(am__append_2) | |
1708 | SIM_HW_DEVICES = cfi core pal glue | |
f4ac2306 | 1709 | common_HW_CONFIG_H_TARGETS = $(patsubst %,%/hw-config.h,$(SIM_ENABLED_ARCHES)) |
437eeee9 MF |
1710 | am_arch_d = $(subst -,_,$(@D)) |
1711 | GEN_MODULES_C_SRCS = \ | |
1712 | $(wildcard \ | |
1713 | $(patsubst %.o,$(abs_srcdir)/%.c,$($(am_arch_d)_libsim_a_OBJECTS) $($(am_arch_d)_libsim_a_LIBADD)) \ | |
1714 | $(filter-out %.o,$(patsubst $(@D)/%.o,$(abs_srcdir)/common/%.c,$($(am_arch_d)_libsim_a_LIBADD)))) | |
1715 | ||
1716 | common_GEN_MODULES_C_TARGETS = $(patsubst %,%/modules.c,$(filter-out ppc,$(SIM_ENABLED_ARCHES))) | |
c0c25232 MF |
1717 | LIBIBERTY_LIB = ../libiberty/libiberty.a |
1718 | BFD_LIB = ../bfd/libbfd.la | |
1719 | OPCODES_LIB = ../opcodes/libopcodes.la | |
1720 | SIM_COMMON_LIBS = \ | |
c0c25232 MF |
1721 | $(BFD_LIB) \ |
1722 | $(OPCODES_LIB) \ | |
1723 | $(LIBIBERTY_LIB) \ | |
1724 | $(LIBGNU) \ | |
1725 | $(LIBGNU_EXTRA_LIBS) | |
1726 | ||
93b937c9 MF |
1727 | GUILE = $(or $(wildcard ../guile/libguile/guile),guile) |
1728 | CGEN = "$(GUILE) -l $(cgendir)/guile.scm -s" | |
1729 | CGENFLAGS = -v | |
1730 | CGEN_CPU_DIR = $(cgendir)/cpu | |
1731 | CPU_DIR = $(srcroot)/cpu | |
1732 | CGEN_ARCHFILE = $(CPU_DIR)/$(@D).cpu | |
1733 | CGEN_READ_SCM = $(cgendir)/sim.scm | |
1734 | CGEN_ARCH_SCM = $(cgendir)/sim-arch.scm | |
1735 | CGEN_CPU_SCM = $(cgendir)/sim-cpu.scm $(cgendir)/sim-model.scm | |
1736 | CGEN_DECODE_SCM = $(cgendir)/sim-decode.scm | |
1737 | CGEN_DESC_SCM = $(cgendir)/desc.scm $(cgendir)/desc-cpu.scm | |
1738 | CGEN_CPU_EXTR = /extr/ | |
1739 | CGEN_CPU_READ = /read/ | |
1740 | CGEN_CPU_WRITE = /write/ | |
1741 | CGEN_CPU_SEM = /sem/ | |
1742 | CGEN_CPU_SEMSW = /semsw/ | |
1743 | CGEN_WRAPPER = $(srccom)/cgen.sh | |
1744 | CGEN_GEN_ARCH = \ | |
1745 | $(SHELL) $(CGEN_WRAPPER) arch $(srcdir)/$(@D) \ | |
1746 | $(CGEN) $(cgendir) "$(CGENFLAGS)" \ | |
1747 | $(@D) "$$FLAGS" ignored "$$isa" $$mach ignored \ | |
1748 | $(CGEN_ARCHFILE) ignored | |
1749 | ||
1750 | CGEN_GEN_CPU = \ | |
1751 | $(SHELL) $(CGEN_WRAPPER) cpu $(srcdir)/$(@D) \ | |
1752 | $(CGEN) $(cgendir) "$(CGENFLAGS)" \ | |
1753 | $(@D) "$$FLAGS" $$cpu "$$isa" $$mach "$$SUFFIX" \ | |
1754 | $(CGEN_ARCHFILE) "$$EXTRAFILES" | |
1755 | ||
1756 | CGEN_GEN_DEFS = \ | |
1757 | $(SHELL) $(CGEN_WRAPPER) defs $(srcdir)/$(@D) \ | |
1758 | $(CGEN) $(cgendir) "$(CGENFLAGS)" \ | |
1759 | $(@D) "$$FLAGS" $$cpu "$$isa" $$mach "$$SUFFIX" \ | |
1760 | $(CGEN_ARCHFILE) ignored | |
1761 | ||
1762 | CGEN_GEN_DECODE = \ | |
1763 | $(SHELL) $(CGEN_WRAPPER) decode $(srcdir)/$(@D) \ | |
1764 | $(CGEN) $(cgendir) "$(CGENFLAGS)" \ | |
1765 | $(@D) "$$FLAGS" $$cpu "$$isa" $$mach "$$SUFFIX" \ | |
1766 | $(CGEN_ARCHFILE) "$$EXTRAFILES" | |
1767 | ||
1768 | CGEN_GEN_CPU_DECODE = \ | |
1769 | $(SHELL) $(CGEN_WRAPPER) cpu-decode $(srcdir)/$(@D) \ | |
1770 | $(CGEN) $(cgendir) "$(CGENFLAGS)" \ | |
1771 | $(@D) "$$FLAGS" $$cpu "$$isa" $$mach "$$SUFFIX" \ | |
1772 | $(CGEN_ARCHFILE) "$$EXTRAFILES" | |
1773 | ||
1774 | CGEN_GEN_CPU_DESC = \ | |
1775 | $(SHELL) $(CGEN_WRAPPER) desc $(srcdir)/$(@D) \ | |
1776 | $(CGEN) $(cgendir) "$(CGENFLAGS)" \ | |
1777 | $(@D) "$$FLAGS" $$cpu "$$isa" $$mach "$$SUFFIX" \ | |
1778 | $(CGEN_ARCHFILE) ignored $$opcfile | |
1779 | ||
d2a5dbc7 MF |
1780 | |
1781 | # igen leaks memory, and therefore makes AddressSanitizer unhappy. Disable | |
1782 | # leak detection while running it. | |
1783 | @SIM_ENABLE_IGEN_TRUE@IGEN = igen/igen$(EXEEXT) | |
111b1cf9 | 1784 | @SIM_ENABLE_IGEN_TRUE@IGEN_RUN = ASAN_OPTIONS=detect_leaks=0 $(IGEN) $(IGEN_FLAGS_SMP) |
b6b1c790 MF |
1785 | @SIM_ENABLE_IGEN_TRUE@igen_libigen_a_SOURCES = \ |
1786 | @SIM_ENABLE_IGEN_TRUE@ igen/table.c \ | |
1787 | @SIM_ENABLE_IGEN_TRUE@ igen/lf.c \ | |
1788 | @SIM_ENABLE_IGEN_TRUE@ igen/misc.c \ | |
1789 | @SIM_ENABLE_IGEN_TRUE@ igen/filter_host.c \ | |
1790 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-decode.c \ | |
1791 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-cache.c \ | |
1792 | @SIM_ENABLE_IGEN_TRUE@ igen/filter.c \ | |
1793 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-insn.c \ | |
1794 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-model.c \ | |
1795 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-itable.c \ | |
1796 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-icache.c \ | |
1797 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-semantics.c \ | |
1798 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-idecode.c \ | |
1799 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-support.c \ | |
1800 | @SIM_ENABLE_IGEN_TRUE@ igen/gen-engine.c \ | |
1801 | @SIM_ENABLE_IGEN_TRUE@ igen/gen.c | |
1802 | ||
1803 | @SIM_ENABLE_IGEN_TRUE@igen_igen_SOURCES = igen/igen.c | |
1804 | @SIM_ENABLE_IGEN_TRUE@igen_igen_LDADD = igen/libigen.a | |
1805 | @SIM_ENABLE_IGEN_TRUE@igen_filter_SOURCES = | |
1806 | @SIM_ENABLE_IGEN_TRUE@igen_filter_LDADD = igen/filter-main.o igen/libigen.a | |
1807 | @SIM_ENABLE_IGEN_TRUE@igen_gen_SOURCES = | |
1808 | @SIM_ENABLE_IGEN_TRUE@igen_gen_LDADD = igen/gen-main.o igen/libigen.a | |
1809 | @SIM_ENABLE_IGEN_TRUE@igen_ld_cache_SOURCES = | |
1810 | @SIM_ENABLE_IGEN_TRUE@igen_ld_cache_LDADD = igen/ld-cache-main.o igen/libigen.a | |
1811 | @SIM_ENABLE_IGEN_TRUE@igen_ld_decode_SOURCES = | |
1812 | @SIM_ENABLE_IGEN_TRUE@igen_ld_decode_LDADD = igen/ld-decode-main.o igen/libigen.a | |
1813 | @SIM_ENABLE_IGEN_TRUE@igen_ld_insn_SOURCES = | |
1814 | @SIM_ENABLE_IGEN_TRUE@igen_ld_insn_LDADD = igen/ld-insn-main.o igen/libigen.a | |
1815 | @SIM_ENABLE_IGEN_TRUE@igen_table_SOURCES = | |
1816 | @SIM_ENABLE_IGEN_TRUE@igen_table_LDADD = igen/table-main.o igen/libigen.a | |
1817 | @SIM_ENABLE_IGEN_TRUE@igen_IGEN_TOOLS = \ | |
d2a5dbc7 | 1818 | @SIM_ENABLE_IGEN_TRUE@ $(IGEN) \ |
b6b1c790 MF |
1819 | @SIM_ENABLE_IGEN_TRUE@ igen/filter \ |
1820 | @SIM_ENABLE_IGEN_TRUE@ igen/gen \ | |
1821 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-cache \ | |
1822 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-decode \ | |
1823 | @SIM_ENABLE_IGEN_TRUE@ igen/ld-insn \ | |
1824 | @SIM_ENABLE_IGEN_TRUE@ igen/table | |
1825 | ||
e1e1ae6e | 1826 | EXTRA_DEJAGNU_SITE_CONFIG = site-sim-config.exp |
5ec501b5 MF |
1827 | |
1828 | # Custom verbose test variables that automake doesn't provide (yet?). | |
1829 | AM_V_RUNTEST = $(AM_V_RUNTEST_@AM_V@) | |
1830 | AM_V_RUNTEST_ = $(AM_V_RUNTEST_@AM_DEFAULT_V@) | |
804de1fa | 1831 | AM_V_RUNTEST_0 = @echo " RUNTEST $(RUNTESTFLAGS) $*"; |
5ec501b5 | 1832 | AM_V_RUNTEST_1 = |
804de1fa MF |
1833 | DO_RUNTEST = \ |
1834 | LC_ALL=C; export LC_ALL; \ | |
1835 | EXPECT=${EXPECT} ; export EXPECT ; \ | |
1836 | runtest=$(RUNTEST); \ | |
1837 | $$runtest $(RUNTESTFLAGS) | |
1838 | ||
a389375f MF |
1839 | testsuite_common_CPPFLAGS = \ |
1840 | -I$(srcdir)/common \ | |
0d315c88 DD |
1841 | -I$(srcroot)/include \ |
1842 | -I../bfd | |
a389375f | 1843 | |
c58353b7 MF |
1844 | @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64_libsim_a_SOURCES = |
1845 | @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64_libsim_a_LIBADD = \ | |
1846 | @SIM_ENABLE_ARCH_aarch64_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
1847 | @SIM_ENABLE_ARCH_aarch64_TRUE@ $(patsubst %,aarch64/%,$(SIM_NEW_COMMON_OBJS)) \ | |
1848 | @SIM_ENABLE_ARCH_aarch64_TRUE@ $(patsubst %,aarch64/dv-%.o,$(SIM_HW_DEVICES)) \ | |
1849 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/cpustate.o \ | |
1850 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/interp.o \ | |
1851 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/memory.o \ | |
1852 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/modules.o \ | |
1853 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/sim-resume.o \ | |
1854 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/simulator.o | |
1855 | ||
c0c25232 MF |
1856 | @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64_run_SOURCES = |
1857 | @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64_run_LDADD = \ | |
1858 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/nrun.o \ | |
1859 | @SIM_ENABLE_ARCH_aarch64_TRUE@ aarch64/libsim.a \ | |
1860 | @SIM_ENABLE_ARCH_aarch64_TRUE@ $(SIM_COMMON_LIBS) | |
1861 | ||
6a8e18f0 MF |
1862 | @SIM_ENABLE_ARCH_arm_TRUE@arm_libsim_a_SOURCES = |
1863 | @SIM_ENABLE_ARCH_arm_TRUE@arm_libsim_a_LIBADD = \ | |
1864 | @SIM_ENABLE_ARCH_arm_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
1865 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/wrapper.o \ | |
1866 | @SIM_ENABLE_ARCH_arm_TRUE@ $(patsubst %,arm/%,$(SIM_NEW_COMMON_OBJS)) \ | |
1867 | @SIM_ENABLE_ARCH_arm_TRUE@ $(patsubst %,arm/dv-%.o,$(SIM_HW_DEVICES)) \ | |
1868 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/armemu.o \ | |
1869 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/armemu32.o arm/arminit.o arm/armos.o arm/armsupp.o \ | |
1870 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/armvirt.o arm/thumbemu.o \ | |
1871 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/armcopro.o arm/maverick.o arm/iwmmxt.o \ | |
1872 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/modules.o | |
1873 | ||
c0c25232 MF |
1874 | @SIM_ENABLE_ARCH_arm_TRUE@arm_run_SOURCES = |
1875 | @SIM_ENABLE_ARCH_arm_TRUE@arm_run_LDADD = \ | |
1876 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/nrun.o \ | |
1877 | @SIM_ENABLE_ARCH_arm_TRUE@ arm/libsim.a \ | |
1878 | @SIM_ENABLE_ARCH_arm_TRUE@ $(SIM_COMMON_LIBS) | |
1879 | ||
ed939535 MF |
1880 | @SIM_ENABLE_ARCH_arm_TRUE@armdocdir = $(docdir)/arm |
1881 | @SIM_ENABLE_ARCH_arm_TRUE@armdoc_DATA = arm/README | |
c65b31b8 MF |
1882 | @SIM_ENABLE_ARCH_avr_TRUE@avr_libsim_a_SOURCES = |
1883 | @SIM_ENABLE_ARCH_avr_TRUE@avr_libsim_a_LIBADD = \ | |
1884 | @SIM_ENABLE_ARCH_avr_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
1885 | @SIM_ENABLE_ARCH_avr_TRUE@ avr/interp.o \ | |
1886 | @SIM_ENABLE_ARCH_avr_TRUE@ $(patsubst %,avr/%,$(SIM_NEW_COMMON_OBJS)) \ | |
1887 | @SIM_ENABLE_ARCH_avr_TRUE@ $(patsubst %,avr/dv-%.o,$(SIM_HW_DEVICES)) \ | |
1888 | @SIM_ENABLE_ARCH_avr_TRUE@ avr/modules.o \ | |
1889 | @SIM_ENABLE_ARCH_avr_TRUE@ avr/sim-resume.o | |
1890 | ||
c0c25232 MF |
1891 | @SIM_ENABLE_ARCH_avr_TRUE@avr_run_SOURCES = |
1892 | @SIM_ENABLE_ARCH_avr_TRUE@avr_run_LDADD = \ | |
1893 | @SIM_ENABLE_ARCH_avr_TRUE@ avr/nrun.o \ | |
1894 | @SIM_ENABLE_ARCH_avr_TRUE@ avr/libsim.a \ | |
1895 | @SIM_ENABLE_ARCH_avr_TRUE@ $(SIM_COMMON_LIBS) | |
1896 | ||
bc1dd618 MF |
1897 | @SIM_ENABLE_ARCH_bfin_TRUE@bfin_libsim_a_SOURCES = |
1898 | @SIM_ENABLE_ARCH_bfin_TRUE@bfin_libsim_a_LIBADD = \ | |
1899 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
1900 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(patsubst %,bfin/%,$(SIM_NEW_COMMON_OBJS)) \ | |
1901 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(patsubst %,bfin/dv-%.o,$(SIM_HW_DEVICES)) \ | |
1902 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(patsubst %,bfin/dv-%.o,$(bfin_SIM_EXTRA_HW_DEVICES)) \ | |
1903 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/bfin-sim.o \ | |
1904 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/devices.o \ | |
1905 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/gui.o \ | |
1906 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/interp.o \ | |
1907 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/machs.o \ | |
1908 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/modules.o \ | |
1909 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/sim-resume.o | |
1910 | ||
c0c25232 MF |
1911 | @SIM_ENABLE_ARCH_bfin_TRUE@bfin_run_SOURCES = |
1912 | @SIM_ENABLE_ARCH_bfin_TRUE@bfin_run_LDADD = \ | |
1913 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/nrun.o \ | |
1914 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin/libsim.a \ | |
1915 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(SIM_COMMON_LIBS) | |
1916 | ||
3d042117 MF |
1917 | @SIM_ENABLE_ARCH_bfin_TRUE@bfin_SIM_EXTRA_HW_DEVICES = \ |
1918 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_cec \ | |
1919 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_ctimer \ | |
1920 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_dma \ | |
1921 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_dmac \ | |
1922 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_ebiu_amc \ | |
1923 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_ebiu_ddrc \ | |
1924 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_ebiu_sdc \ | |
1925 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_emac \ | |
1926 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_eppi \ | |
1927 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_evt \ | |
1928 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_gpio \ | |
1929 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_gpio2 \ | |
1930 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_gptimer \ | |
1931 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_jtag \ | |
1932 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_mmu \ | |
1933 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_nfc \ | |
1934 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_otp \ | |
1935 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_pfmon \ | |
1936 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_pint \ | |
1937 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_pll \ | |
1938 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_ppi \ | |
1939 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_rtc \ | |
1940 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_sic \ | |
1941 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_spi \ | |
1942 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_trace \ | |
1943 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_twi \ | |
1944 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_uart \ | |
1945 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_uart2 \ | |
1946 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_wdog \ | |
1947 | @SIM_ENABLE_ARCH_bfin_TRUE@ bfin_wp \ | |
1948 | @SIM_ENABLE_ARCH_bfin_TRUE@ eth_phy | |
1949 | ||
cdbb77e4 MF |
1950 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf_libsim_a_SOURCES = |
1951 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf_libsim_a_LIBADD = \ | |
1952 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
1953 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(patsubst %,bpf/%,$(SIM_NEW_COMMON_OBJS)) \ | |
1954 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(patsubst %,bpf/dv-%.o,$(SIM_HW_DEVICES)) \ | |
1955 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/modules.o \ | |
1956 | @SIM_ENABLE_ARCH_bpf_TRUE@ \ | |
1957 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/cgen-run.o \ | |
1958 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/cgen-scache.o \ | |
1959 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/cgen-trace.o \ | |
1960 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/cgen-utils.o \ | |
1961 | @SIM_ENABLE_ARCH_bpf_TRUE@ \ | |
1962 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/arch.o \ | |
1963 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/cpu.o \ | |
1964 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/decode-le.o \ | |
1965 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/decode-be.o \ | |
1966 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/sem-le.o \ | |
1967 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/sem-be.o \ | |
1968 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/mloop-le.o \ | |
1969 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/mloop-be.o \ | |
1970 | @SIM_ENABLE_ARCH_bpf_TRUE@ \ | |
1971 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/bpf.o \ | |
1972 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/bpf-helpers.o \ | |
1973 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/sim-if.o \ | |
1974 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/traps.o | |
1975 | ||
c0c25232 MF |
1976 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf_run_SOURCES = |
1977 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf_run_LDADD = \ | |
1978 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/nrun.o \ | |
1979 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/libsim.a \ | |
1980 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(SIM_COMMON_LIBS) | |
1981 | ||
0a129eb1 | 1982 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf_BUILD_OUTPUTS = \ |
0a129eb1 MF |
1983 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/mloop-le.c \ |
1984 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/stamp-mloop-le \ | |
0a129eb1 MF |
1985 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/mloop-be.c \ |
1986 | @SIM_ENABLE_ARCH_bpf_TRUE@ bpf/stamp-mloop-be | |
1987 | ||
2cbdcc34 MF |
1988 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16_libsim_a_SOURCES = |
1989 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16_libsim_a_LIBADD = \ | |
1990 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
1991 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(patsubst %,cr16/%,$(SIM_NEW_COMMON_OBJS)) \ | |
1992 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(patsubst %,cr16/dv-%.o,$(SIM_HW_DEVICES)) \ | |
1993 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/interp.o \ | |
1994 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/modules.o \ | |
1995 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/sim-resume.o \ | |
1996 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/simops.o \ | |
1997 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/table.o | |
1998 | ||
c0c25232 MF |
1999 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16_run_SOURCES = |
2000 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16_run_LDADD = \ | |
2001 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/nrun.o \ | |
2002 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/libsim.a \ | |
2003 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(SIM_COMMON_LIBS) | |
2004 | ||
70ab6bdd MF |
2005 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16_BUILD_OUTPUTS = \ |
2006 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/gencode$(EXEEXT) \ | |
70ab6bdd MF |
2007 | @SIM_ENABLE_ARCH_cr16_TRUE@ cr16/table.c |
2008 | ||
2009 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16_gencode_SOURCES = cr16/gencode.c | |
2010 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16_gencode_LDADD = cr16/cr16-opc.o | |
eaa678ec MF |
2011 | @SIM_ENABLE_ARCH_cris_TRUE@cris_libsim_a_SOURCES = |
2012 | @SIM_ENABLE_ARCH_cris_TRUE@cris_libsim_a_LIBADD = \ | |
2013 | @SIM_ENABLE_ARCH_cris_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2014 | @SIM_ENABLE_ARCH_cris_TRUE@ $(patsubst %,cris/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2015 | @SIM_ENABLE_ARCH_cris_TRUE@ $(patsubst %,cris/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2016 | @SIM_ENABLE_ARCH_cris_TRUE@ $(patsubst %,cris/dv-%.o,$(cris_SIM_EXTRA_HW_DEVICES)) \ | |
2017 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/modules.o \ | |
2018 | @SIM_ENABLE_ARCH_cris_TRUE@ \ | |
2019 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/cgen-run.o \ | |
2020 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/cgen-scache.o \ | |
2021 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/cgen-trace.o \ | |
2022 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/cgen-utils.o \ | |
2023 | @SIM_ENABLE_ARCH_cris_TRUE@ \ | |
2024 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/arch.o \ | |
2025 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/crisv10f.o \ | |
2026 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/cpuv10.o \ | |
2027 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/decodev10.o \ | |
2028 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/modelv10.o \ | |
2029 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/mloopv10f.o \ | |
2030 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/crisv32f.o \ | |
2031 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/cpuv32.o \ | |
2032 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/decodev32.o \ | |
2033 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/modelv32.o \ | |
2034 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/mloopv32f.o \ | |
2035 | @SIM_ENABLE_ARCH_cris_TRUE@ \ | |
2036 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/sim-if.o \ | |
2037 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/traps.o | |
2038 | ||
c0c25232 MF |
2039 | @SIM_ENABLE_ARCH_cris_TRUE@cris_run_SOURCES = |
2040 | @SIM_ENABLE_ARCH_cris_TRUE@cris_run_LDADD = \ | |
2041 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/nrun.o \ | |
2042 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/libsim.a \ | |
2043 | @SIM_ENABLE_ARCH_cris_TRUE@ $(SIM_COMMON_LIBS) | |
2044 | ||
3d042117 | 2045 | @SIM_ENABLE_ARCH_cris_TRUE@cris_SIM_EXTRA_HW_DEVICES = rv cris cris_900000xx |
cb9bdc02 MF |
2046 | @SIM_ENABLE_ARCH_cris_TRUE@cris_rvdummy_SOURCES = cris/rvdummy.c |
2047 | @SIM_ENABLE_ARCH_cris_TRUE@cris_rvdummy_LDADD = $(LIBIBERTY_LIB) | |
0a129eb1 | 2048 | @SIM_ENABLE_ARCH_cris_TRUE@cris_BUILD_OUTPUTS = \ |
0a129eb1 MF |
2049 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/mloopv10f.c \ |
2050 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/stamp-mloop-v10f \ | |
0a129eb1 MF |
2051 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/mloopv32f.c \ |
2052 | @SIM_ENABLE_ARCH_cris_TRUE@ cris/stamp-mloop-v32f | |
2053 | ||
faf177df MF |
2054 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v_libsim_a_SOURCES = |
2055 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v_libsim_a_LIBADD = \ | |
2056 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2057 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/interp.o \ | |
2058 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(patsubst %,d10v/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2059 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(patsubst %,d10v/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2060 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/endian.o \ | |
2061 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/modules.o \ | |
2062 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/sim-resume.o \ | |
2063 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/simops.o \ | |
2064 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/table.o | |
2065 | ||
c0c25232 MF |
2066 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v_run_SOURCES = |
2067 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v_run_LDADD = \ | |
2068 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/nrun.o \ | |
2069 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/libsim.a \ | |
2070 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(SIM_COMMON_LIBS) | |
2071 | ||
70ab6bdd MF |
2072 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v_BUILD_OUTPUTS = \ |
2073 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/gencode$(EXEEXT) \ | |
70ab6bdd MF |
2074 | @SIM_ENABLE_ARCH_d10v_TRUE@ d10v/table.c |
2075 | ||
2076 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v_gencode_SOURCES = d10v/gencode.c | |
2077 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v_gencode_LDADD = d10v/d10v-opc.o | |
3f6c63ac MF |
2078 | @SIM_ENABLE_ARCH_erc32_TRUE@erc32_libsim_a_SOURCES = |
2079 | @SIM_ENABLE_ARCH_erc32_TRUE@erc32_libsim_a_LIBADD = \ | |
2080 | @SIM_ENABLE_ARCH_erc32_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2081 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/erc32.o \ | |
2082 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/exec.o \ | |
2083 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/float.o \ | |
2084 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/func.o \ | |
2085 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/help.o \ | |
2086 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/interf.o \ | |
2087 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/modules.o | |
2088 | ||
c0c25232 MF |
2089 | @SIM_ENABLE_ARCH_erc32_TRUE@erc32_run_SOURCES = |
2090 | @SIM_ENABLE_ARCH_erc32_TRUE@erc32_run_LDADD = \ | |
2091 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/sis.o \ | |
2092 | @SIM_ENABLE_ARCH_erc32_TRUE@ erc32/libsim.a \ | |
2093 | @SIM_ENABLE_ARCH_erc32_TRUE@ $(SIM_COMMON_LIBS) $(READLINE_LIB) $(TERMCAP_LIB) | |
2094 | ||
ed939535 MF |
2095 | @SIM_ENABLE_ARCH_erc32_TRUE@erc32docdir = $(docdir)/erc32 |
2096 | @SIM_ENABLE_ARCH_erc32_TRUE@erc32doc_DATA = erc32/README.erc32 erc32/README.gdb erc32/README.sis | |
16a6d542 MF |
2097 | @SIM_ENABLE_ARCH_examples_TRUE@example_synacor_libsim_a_SOURCES = |
2098 | @SIM_ENABLE_ARCH_examples_TRUE@example_synacor_libsim_a_LIBADD = \ | |
2099 | @SIM_ENABLE_ARCH_examples_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2100 | @SIM_ENABLE_ARCH_examples_TRUE@ $(patsubst %,example-synacor/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2101 | @SIM_ENABLE_ARCH_examples_TRUE@ $(patsubst %,example-synacor/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2102 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/interp.o \ | |
2103 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/modules.o \ | |
2104 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/sim-main.o \ | |
2105 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/sim-resume.o | |
2106 | ||
c0c25232 MF |
2107 | @SIM_ENABLE_ARCH_examples_TRUE@example_synacor_run_SOURCES = |
2108 | @SIM_ENABLE_ARCH_examples_TRUE@example_synacor_run_LDADD = \ | |
2109 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/nrun.o \ | |
2110 | @SIM_ENABLE_ARCH_examples_TRUE@ example-synacor/libsim.a \ | |
2111 | @SIM_ENABLE_ARCH_examples_TRUE@ $(SIM_COMMON_LIBS) | |
2112 | ||
c26946a4 MF |
2113 | @SIM_ENABLE_ARCH_frv_TRUE@frv_libsim_a_SOURCES = |
2114 | @SIM_ENABLE_ARCH_frv_TRUE@frv_libsim_a_LIBADD = \ | |
2115 | @SIM_ENABLE_ARCH_frv_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2116 | @SIM_ENABLE_ARCH_frv_TRUE@ $(patsubst %,frv/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2117 | @SIM_ENABLE_ARCH_frv_TRUE@ $(patsubst %,frv/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2118 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/modules.o \ | |
2119 | @SIM_ENABLE_ARCH_frv_TRUE@ \ | |
2120 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cgen-accfp.o \ | |
2121 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cgen-fpu.o \ | |
2122 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cgen-run.o \ | |
2123 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cgen-scache.o \ | |
2124 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cgen-trace.o \ | |
2125 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cgen-utils.o \ | |
2126 | @SIM_ENABLE_ARCH_frv_TRUE@ \ | |
2127 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/arch.o \ | |
2128 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cgen-par.o \ | |
2129 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cpu.o \ | |
2130 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/decode.o \ | |
2131 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/frv.o \ | |
2132 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/mloop.o \ | |
2133 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/model.o \ | |
2134 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/sem.o \ | |
2135 | @SIM_ENABLE_ARCH_frv_TRUE@ \ | |
2136 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/cache.o \ | |
2137 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/interrupts.o \ | |
2138 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/memory.o \ | |
2139 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/options.o \ | |
2140 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/pipeline.o \ | |
2141 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/profile.o \ | |
2142 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/profile-fr400.o \ | |
2143 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/profile-fr450.o \ | |
2144 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/profile-fr500.o \ | |
2145 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/profile-fr550.o \ | |
2146 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/registers.o \ | |
2147 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/reset.o \ | |
2148 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/sim-if.o \ | |
2149 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/traps.o | |
2150 | ||
c0c25232 MF |
2151 | @SIM_ENABLE_ARCH_frv_TRUE@frv_run_SOURCES = |
2152 | @SIM_ENABLE_ARCH_frv_TRUE@frv_run_LDADD = \ | |
2153 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/nrun.o \ | |
2154 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/libsim.a \ | |
2155 | @SIM_ENABLE_ARCH_frv_TRUE@ $(SIM_COMMON_LIBS) | |
2156 | ||
ed939535 MF |
2157 | @SIM_ENABLE_ARCH_frv_TRUE@frvdocdir = $(docdir)/frv |
2158 | @SIM_ENABLE_ARCH_frv_TRUE@frvdoc_DATA = frv/README | |
0a129eb1 | 2159 | @SIM_ENABLE_ARCH_frv_TRUE@frv_BUILD_OUTPUTS = \ |
0a129eb1 MF |
2160 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/mloop.c \ |
2161 | @SIM_ENABLE_ARCH_frv_TRUE@ frv/stamp-mloop | |
2162 | ||
6fe4bd8c MF |
2163 | @SIM_ENABLE_ARCH_ft32_TRUE@ft32_libsim_a_SOURCES = |
2164 | @SIM_ENABLE_ARCH_ft32_TRUE@ft32_libsim_a_LIBADD = \ | |
2165 | @SIM_ENABLE_ARCH_ft32_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2166 | @SIM_ENABLE_ARCH_ft32_TRUE@ $(patsubst %,ft32/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2167 | @SIM_ENABLE_ARCH_ft32_TRUE@ $(patsubst %,ft32/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2168 | @SIM_ENABLE_ARCH_ft32_TRUE@ ft32/interp.o \ | |
2169 | @SIM_ENABLE_ARCH_ft32_TRUE@ ft32/modules.o \ | |
2170 | @SIM_ENABLE_ARCH_ft32_TRUE@ ft32/sim-resume.o | |
2171 | ||
c0c25232 MF |
2172 | @SIM_ENABLE_ARCH_ft32_TRUE@ft32_run_SOURCES = |
2173 | @SIM_ENABLE_ARCH_ft32_TRUE@ft32_run_LDADD = \ | |
2174 | @SIM_ENABLE_ARCH_ft32_TRUE@ ft32/nrun.o \ | |
2175 | @SIM_ENABLE_ARCH_ft32_TRUE@ ft32/libsim.a \ | |
2176 | @SIM_ENABLE_ARCH_ft32_TRUE@ $(SIM_COMMON_LIBS) | |
2177 | ||
3e9c9407 MF |
2178 | @SIM_ENABLE_ARCH_h8300_TRUE@h8300_libsim_a_SOURCES = |
2179 | @SIM_ENABLE_ARCH_h8300_TRUE@h8300_libsim_a_LIBADD = \ | |
2180 | @SIM_ENABLE_ARCH_h8300_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2181 | @SIM_ENABLE_ARCH_h8300_TRUE@ h8300/compile.o \ | |
2182 | @SIM_ENABLE_ARCH_h8300_TRUE@ $(patsubst %,h8300/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2183 | @SIM_ENABLE_ARCH_h8300_TRUE@ $(patsubst %,h8300/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2184 | @SIM_ENABLE_ARCH_h8300_TRUE@ h8300/modules.o \ | |
2185 | @SIM_ENABLE_ARCH_h8300_TRUE@ h8300/sim-resume.o | |
2186 | ||
c0c25232 MF |
2187 | @SIM_ENABLE_ARCH_h8300_TRUE@h8300_run_SOURCES = |
2188 | @SIM_ENABLE_ARCH_h8300_TRUE@h8300_run_LDADD = \ | |
2189 | @SIM_ENABLE_ARCH_h8300_TRUE@ h8300/nrun.o \ | |
2190 | @SIM_ENABLE_ARCH_h8300_TRUE@ h8300/libsim.a \ | |
2191 | @SIM_ENABLE_ARCH_h8300_TRUE@ $(SIM_COMMON_LIBS) | |
2192 | ||
1486f22b MF |
2193 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_libsim_a_SOURCES = |
2194 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_libsim_a_LIBADD = \ | |
2195 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2196 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(patsubst %,iq2000/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2197 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(patsubst %,iq2000/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2198 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/modules.o \ | |
2199 | @SIM_ENABLE_ARCH_iq2000_TRUE@ \ | |
2200 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/cgen-run.o \ | |
2201 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/cgen-scache.o \ | |
2202 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/cgen-trace.o \ | |
2203 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/cgen-utils.o \ | |
2204 | @SIM_ENABLE_ARCH_iq2000_TRUE@ \ | |
2205 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/arch.o \ | |
2206 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/cpu.o \ | |
2207 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/decode.o \ | |
2208 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/iq2000.o \ | |
2209 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/sem.o \ | |
2210 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/mloop.o \ | |
2211 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/model.o \ | |
2212 | @SIM_ENABLE_ARCH_iq2000_TRUE@ \ | |
2213 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/sim-if.o | |
2214 | ||
c0c25232 MF |
2215 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_run_SOURCES = |
2216 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_run_LDADD = \ | |
2217 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/nrun.o \ | |
2218 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/libsim.a \ | |
2219 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(SIM_COMMON_LIBS) | |
2220 | ||
0a129eb1 | 2221 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000_BUILD_OUTPUTS = \ |
0a129eb1 MF |
2222 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/mloop.c \ |
2223 | @SIM_ENABLE_ARCH_iq2000_TRUE@ iq2000/stamp-mloop | |
2224 | ||
000f7bee MF |
2225 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32_libsim_a_SOURCES = |
2226 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32_libsim_a_LIBADD = \ | |
2227 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2228 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(patsubst %,lm32/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2229 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(patsubst %,lm32/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2230 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(patsubst %,lm32/dv-%.o,$(lm32_SIM_EXTRA_HW_DEVICES)) \ | |
2231 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/modules.o \ | |
2232 | @SIM_ENABLE_ARCH_lm32_TRUE@ \ | |
2233 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/cgen-run.o \ | |
2234 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/cgen-scache.o \ | |
2235 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/cgen-trace.o \ | |
2236 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/cgen-utils.o \ | |
2237 | @SIM_ENABLE_ARCH_lm32_TRUE@ \ | |
2238 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/arch.o \ | |
2239 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/cpu.o \ | |
2240 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/decode.o \ | |
2241 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/sem.o \ | |
2242 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/mloop.o \ | |
2243 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/model.o \ | |
2244 | @SIM_ENABLE_ARCH_lm32_TRUE@ \ | |
2245 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/lm32.o \ | |
2246 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/sim-if.o \ | |
2247 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/traps.o \ | |
2248 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/user.o | |
2249 | ||
c0c25232 MF |
2250 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32_run_SOURCES = |
2251 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32_run_LDADD = \ | |
2252 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/nrun.o \ | |
2253 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/libsim.a \ | |
2254 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(SIM_COMMON_LIBS) | |
2255 | ||
3d042117 | 2256 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32_SIM_EXTRA_HW_DEVICES = lm32cpu lm32timer lm32uart |
0a129eb1 | 2257 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32_BUILD_OUTPUTS = \ |
0a129eb1 MF |
2258 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/mloop.c \ |
2259 | @SIM_ENABLE_ARCH_lm32_TRUE@ lm32/stamp-mloop | |
2260 | ||
ba3a8498 MF |
2261 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c_libsim_a_SOURCES = |
2262 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c_libsim_a_LIBADD = \ | |
2263 | @SIM_ENABLE_ARCH_m32c_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2264 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/gdb-if.o \ | |
2265 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/int.o \ | |
2266 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/load.o \ | |
2267 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/m32c.o \ | |
2268 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/mem.o \ | |
2269 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/misc.o \ | |
2270 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/modules.o \ | |
2271 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/r8c.o \ | |
2272 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/reg.o \ | |
2273 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/srcdest.o \ | |
2274 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/syscalls.o \ | |
2275 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/trace.o | |
2276 | ||
c0c25232 MF |
2277 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c_run_SOURCES = |
2278 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c_run_LDADD = \ | |
2279 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/main.o \ | |
2280 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/libsim.a \ | |
2281 | @SIM_ENABLE_ARCH_m32c_TRUE@ $(SIM_COMMON_LIBS) | |
2282 | ||
70ab6bdd MF |
2283 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c_BUILD_OUTPUTS = \ |
2284 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/opc2c$(EXEEXT) \ | |
2285 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/m32c.c \ | |
2286 | @SIM_ENABLE_ARCH_m32c_TRUE@ m32c/r8c.c | |
2287 | ||
2288 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c_opc2c_SOURCES = m32c/opc2c.c | |
2289 | ||
2290 | # opc2c leaks memory, and therefore makes AddressSanitizer unhappy. Disable | |
2291 | # leak detection while running it. | |
2292 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c_OPC2C_RUN = ASAN_OPTIONS=detect_leaks=0 m32c/opc2c$(EXEEXT) | |
8136f057 MF |
2293 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r_libsim_a_SOURCES = |
2294 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r_libsim_a_LIBADD = \ | |
2295 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2296 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(patsubst %,m32r/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2297 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(patsubst %,m32r/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2298 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(patsubst %,m32r/dv-%.o,$(m32r_SIM_EXTRA_HW_DEVICES)) \ | |
2299 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/modules.o \ | |
2300 | @SIM_ENABLE_ARCH_m32r_TRUE@ \ | |
2301 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/cgen-run.o \ | |
2302 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/cgen-scache.o \ | |
2303 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/cgen-trace.o \ | |
2304 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/cgen-utils.o \ | |
2305 | @SIM_ENABLE_ARCH_m32r_TRUE@ \ | |
2306 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/arch.o \ | |
2307 | @SIM_ENABLE_ARCH_m32r_TRUE@ \ | |
2308 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/m32r.o \ | |
2309 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/cpu.o \ | |
2310 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/decode.o \ | |
2311 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/sem.o \ | |
2312 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/model.o \ | |
2313 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/mloop.o \ | |
2314 | @SIM_ENABLE_ARCH_m32r_TRUE@ \ | |
2315 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/m32rx.o \ | |
2316 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/cpux.o \ | |
2317 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/decodex.o \ | |
2318 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/modelx.o \ | |
2319 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/mloopx.o \ | |
2320 | @SIM_ENABLE_ARCH_m32r_TRUE@ \ | |
2321 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/m32r2.o \ | |
2322 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/cpu2.o \ | |
2323 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/decode2.o \ | |
2324 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/model2.o \ | |
2325 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/mloop2.o \ | |
2326 | @SIM_ENABLE_ARCH_m32r_TRUE@ \ | |
2327 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/sim-if.o \ | |
2328 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/traps.o | |
2329 | ||
c0c25232 MF |
2330 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r_run_SOURCES = |
2331 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r_run_LDADD = \ | |
2332 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/nrun.o \ | |
2333 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/libsim.a \ | |
2334 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(SIM_COMMON_LIBS) | |
2335 | ||
3d042117 | 2336 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r_SIM_EXTRA_HW_DEVICES = m32r_cache m32r_uart |
0a129eb1 | 2337 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r_BUILD_OUTPUTS = \ |
0a129eb1 MF |
2338 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/mloop.c \ |
2339 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/stamp-mloop \ | |
0a129eb1 MF |
2340 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/mloopx.c \ |
2341 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/stamp-mloop-x \ | |
0a129eb1 MF |
2342 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/mloop2.c \ |
2343 | @SIM_ENABLE_ARCH_m32r_TRUE@ m32r/stamp-mloop-2 | |
2344 | ||
ccb68071 MF |
2345 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_libsim_a_SOURCES = |
2346 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_libsim_a_LIBADD = \ | |
2347 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2348 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/interp.o \ | |
2349 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/m68hc11int.o \ | |
2350 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/m68hc12int.o \ | |
2351 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/emulos.o \ | |
2352 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/interrupts.o \ | |
2353 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/m68hc11_sim.o \ | |
2354 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(patsubst %,m68hc11/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2355 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(patsubst %,m68hc11/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2356 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(patsubst %,m68hc11/dv-%.o,$(m68hc11_SIM_EXTRA_HW_DEVICES)) \ | |
2357 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/modules.o \ | |
2358 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/sim-resume.o | |
2359 | ||
c0c25232 MF |
2360 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_run_SOURCES = |
2361 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_run_LDADD = \ | |
2362 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/nrun.o \ | |
2363 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/libsim.a \ | |
2364 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(SIM_COMMON_LIBS) | |
2365 | ||
3d042117 | 2366 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_SIM_EXTRA_HW_DEVICES = m68hc11 m68hc11sio m68hc11eepr m68hc11tim m68hc11spi nvram |
70ab6bdd MF |
2367 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_BUILD_OUTPUTS = \ |
2368 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/gencode$(EXEEXT) \ | |
2369 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/m68hc11int.c \ | |
2370 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ m68hc11/m68hc12int.c | |
2371 | ||
2372 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11_gencode_SOURCES = m68hc11/gencode.c | |
dfceaa0d MF |
2373 | @SIM_ENABLE_ARCH_mcore_TRUE@mcore_libsim_a_SOURCES = |
2374 | @SIM_ENABLE_ARCH_mcore_TRUE@mcore_libsim_a_LIBADD = \ | |
2375 | @SIM_ENABLE_ARCH_mcore_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2376 | @SIM_ENABLE_ARCH_mcore_TRUE@ mcore/interp.o \ | |
2377 | @SIM_ENABLE_ARCH_mcore_TRUE@ $(patsubst %,mcore/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2378 | @SIM_ENABLE_ARCH_mcore_TRUE@ $(patsubst %,mcore/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2379 | @SIM_ENABLE_ARCH_mcore_TRUE@ mcore/modules.o \ | |
2380 | @SIM_ENABLE_ARCH_mcore_TRUE@ mcore/sim-resume.o | |
2381 | ||
c0c25232 MF |
2382 | @SIM_ENABLE_ARCH_mcore_TRUE@mcore_run_SOURCES = |
2383 | @SIM_ENABLE_ARCH_mcore_TRUE@mcore_run_LDADD = \ | |
2384 | @SIM_ENABLE_ARCH_mcore_TRUE@ mcore/nrun.o \ | |
2385 | @SIM_ENABLE_ARCH_mcore_TRUE@ mcore/libsim.a \ | |
2386 | @SIM_ENABLE_ARCH_mcore_TRUE@ $(SIM_COMMON_LIBS) | |
2387 | ||
a6ead840 MF |
2388 | @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze_libsim_a_SOURCES = |
2389 | @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze_libsim_a_LIBADD = \ | |
2390 | @SIM_ENABLE_ARCH_microblaze_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2391 | @SIM_ENABLE_ARCH_microblaze_TRUE@ microblaze/interp.o \ | |
2392 | @SIM_ENABLE_ARCH_microblaze_TRUE@ $(patsubst %,microblaze/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2393 | @SIM_ENABLE_ARCH_microblaze_TRUE@ $(patsubst %,microblaze/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2394 | @SIM_ENABLE_ARCH_microblaze_TRUE@ microblaze/modules.o \ | |
2395 | @SIM_ENABLE_ARCH_microblaze_TRUE@ microblaze/sim-resume.o | |
2396 | ||
c0c25232 MF |
2397 | @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze_run_SOURCES = |
2398 | @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze_run_LDADD = \ | |
2399 | @SIM_ENABLE_ARCH_microblaze_TRUE@ microblaze/nrun.o \ | |
2400 | @SIM_ENABLE_ARCH_microblaze_TRUE@ microblaze/libsim.a \ | |
2401 | @SIM_ENABLE_ARCH_microblaze_TRUE@ $(SIM_COMMON_LIBS) | |
2402 | ||
1f1afa43 MF |
2403 | @SIM_ENABLE_ARCH_mips_TRUE@mips_GEN_OBJ = $(am__append_88) \ |
2404 | @SIM_ENABLE_ARCH_mips_TRUE@ $(am__append_89) $(am__append_90) | |
2405 | @SIM_ENABLE_ARCH_mips_TRUE@mips_libsim_a_SOURCES = | |
2406 | @SIM_ENABLE_ARCH_mips_TRUE@mips_libsim_a_LIBADD = \ | |
2407 | @SIM_ENABLE_ARCH_mips_TRUE@ $(common_libcommon_a_OBJECTS) \ | |
2408 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/interp.o \ | |
2409 | @SIM_ENABLE_ARCH_mips_TRUE@ $(mips_GEN_OBJ) \ | |
2410 | @SIM_ENABLE_ARCH_mips_TRUE@ $(patsubst %,mips/%,$(SIM_NEW_COMMON_OBJS)) \ | |
2411 | @SIM_ENABLE_ARCH_mips_TRUE@ $(patsubst %,mips/dv-%.o,$(SIM_HW_DEVICES)) \ | |
2412 | @SIM_ENABLE_ARCH_mips_TRUE@ $(patsubst %,mips/dv-%.o,$(mips_SIM_EXTRA_HW_DEVICES)) \ | |
2413 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/cp1.o \ | |
2414 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/dsp.o \ | |
2415 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/mdmx.o \ | |
2416 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/modules.o \ | |
2417 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/sim-main.o \ | |
2418 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/sim-resume.o | |
2419 | ||
2420 | @SIM_ENABLE_ARCH_mips_TRUE@EXTRA_mips_libsim_a_DEPENDENCIES = $(SIM_MIPS_MULTI_OBJ) | |
c0c25232 MF |
2421 | @SIM_ENABLE_ARCH_mips_TRUE@mips_run_SOURCES = |
2422 | @SIM_ENABLE_ARCH_mips_TRUE@mips_run_LDADD = \ | |
2423 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/nrun.o \ | |
2424 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/libsim.a \ | |
2425 | @SIM_ENABLE_ARCH_mips_TRUE@ $(SIM_COMMON_LIBS) | |
2426 | ||
3d042117 | 2427 | @SIM_ENABLE_ARCH_mips_TRUE@mips_SIM_EXTRA_HW_DEVICES = tx3904cpu tx3904irc tx3904tmr tx3904sio |
49d3ce6c MF |
2428 | @SIM_ENABLE_ARCH_mips_TRUE@mips_BUILT_SRC_FROM_IGEN_ITABLE = \ |
2429 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/itable.h \ | |
2430 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/itable.c | |
2431 | ||
3a31051b MF |
2432 | @SIM_ENABLE_ARCH_mips_TRUE@mips_BUILT_SRC_FROM_GEN_MODE_SINGLE = \ |
2433 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/icache.h \ | |
2434 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/icache.c \ | |
2435 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/idecode.h \ | |
2436 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/idecode.c \ | |
2437 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/semantics.h \ | |
2438 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/semantics.c \ | |
2439 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/model.h \ | |
2440 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/model.c \ | |
2441 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/support.h \ | |
2442 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/support.c \ | |
2443 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/engine.h \ | |
2444 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/engine.c \ | |
2445 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/irun.c | |
2446 | ||
f6d58d40 MF |
2447 | @SIM_ENABLE_ARCH_mips_TRUE@mips_BUILT_SRC_FROM_GEN_MODE_M16_M16 = \ |
2448 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m16_icache.h \ | |
2449 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m16_icache.c \ | |
2450 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m16_idecode.h \ | |
2451 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m16_idecode.c \ | |
2452 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m16_semantics.h \ | |
2453 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m16_semantics.c \ | |
2454 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m16_model.h \ | |
2455 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m16_model.c \ | |
2456 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m16_support.h \ | |
2457 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m16_support.c \ | |
2458 | @SIM_ENABLE_ARCH_mips_TRUE@mips_BUILT_SRC_FROM_GEN_MODE_M16_M32 = \ | |
2459 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m32_icache.h \ | |
2460 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m32_icache.c \ | |
2461 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m32_idecode.h \ | |
2462 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m32_idecode.c \ | |
2463 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m32_semantics.h \ | |
2464 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m32_semantics.c \ | |
2465 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m32_model.h \ | |
2466 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m32_model.c \ | |
2467 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m32_support.h \ | |
2468 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m32_support.c | |
2469 | ||
3a31051b | 2470 | @SIM_ENABLE_ARCH_mips_TRUE@mips_BUILD_OUTPUTS = \ |
49d3ce6c | 2471 | @SIM_ENABLE_ARCH_mips_TRUE@ $(mips_BUILT_SRC_FROM_IGEN_ITABLE) \ |
3a31051b | 2472 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/stamp-igen-itable \ |
1f1afa43 MF |
2473 | @SIM_ENABLE_ARCH_mips_TRUE@ $(am__append_95) $(am__append_96) \ |
2474 | @SIM_ENABLE_ARCH_mips_TRUE@ $(am__append_97) | |
49d3ce6c MF |
2475 | @SIM_ENABLE_ARCH_mips_TRUE@mips_IGEN_TRACE = # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries # -G trace-all |
2476 | @SIM_ENABLE_ARCH_mips_TRUE@mips_IGEN_INSN = $(srcdir)/mips/mips.igen | |
2477 | @SIM_ENABLE_ARCH_mips_TRUE@mips_IGEN_INSN_INC = \ | |
2478 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/dsp.igen \ | |
2479 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/dsp2.igen \ | |
2480 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m16.igen \ | |
2481 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/m16e.igen \ | |
2482 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/mdmx.igen \ | |
2483 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/micromipsdsp.igen \ | |
2484 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/micromips.igen \ | |
2485 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/mips3264r2.igen \ | |
2486 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/mips3264r6.igen \ | |
2487 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/mips3d.igen \ | |
2488 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/sb1.igen \ | |
2489 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/tx.igen \ | |
2490 | @SIM_ENABLE_ARCH_mips_TRUE@ mips/vr.igen | |
2491 | ||
3a31051b | 2492 | @SIM_ENABLE_ARCH_mips_TRUE@mips_IGEN_DC = $(srcdir)/mips/mips.dc |
f6d58d40 | 2493 | @SIM_ENABLE_ARCH_mips_TRUE@mips_M16_DC = $(srcdir)/mips/m16.dc |
f12c3c63 MF |
2494 | @SIM_ENABLE_ARCH_mips_TRUE@mips_MICROMIPS32_DC = $(srcdir)/mips/micromips.dc |
2495 | @SIM_ENABLE_ARCH_mips_TRUE@mips_MICROMIPS16_DC = $(srcdir)/mips/micromips16.dc | |
c0c25232 MF |
2496 | @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_run_SOURCES = |
2497 | @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_run_LDADD = \ | |
2498 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/nrun.o \ | |
2499 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/libsim.a \ | |
2500 | @SIM_ENABLE_ARCH_mn10300_TRUE@ $(SIM_COMMON_LIBS) | |
2501 | ||
3d042117 | 2502 | @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_SIM_EXTRA_HW_DEVICES = mn103cpu mn103int mn103tim mn103ser mn103iop |
d2a5dbc7 MF |
2503 | @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_BUILT_SRC_FROM_IGEN = \ |
2504 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/icache.h \ | |
2505 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/icache.c \ | |
2506 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/idecode.h \ | |
2507 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/idecode.c \ | |
2508 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/semantics.h \ | |
2509 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/semantics.c \ | |
2510 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/model.h \ | |
2511 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/model.c \ | |
2512 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/support.h \ | |
2513 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/support.c \ | |
2514 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/itable.h \ | |
2515 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/itable.c \ | |
2516 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/engine.h \ | |
2517 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/engine.c \ | |
2518 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/irun.c | |
2519 | ||
2520 | @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_BUILD_OUTPUTS = \ | |
2521 | @SIM_ENABLE_ARCH_mn10300_TRUE@ $(mn10300_BUILT_SRC_FROM_IGEN) \ | |
2522 | @SIM_ENABLE_ARCH_mn10300_TRUE@ mn10300/stamp-igen | |
2523 | ||
2524 | @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_IGEN_TRACE = # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries | |
2525 | @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_IGEN_INSN = $(srcdir)/mn10300/mn10300.igen | |
2526 | @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_IGEN_INSN_INC = mn10300/am33.igen mn10300/am33-2.igen | |
2527 | @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300_IGEN_DC = $(srcdir)/mn10300/mn10300.dc | |
c0c25232 MF |
2528 | @SIM_ENABLE_ARCH_moxie_TRUE@moxie_run_SOURCES = |
2529 | @SIM_ENABLE_ARCH_moxie_TRUE@moxie_run_LDADD = \ | |
2530 | @SIM_ENABLE_ARCH_moxie_TRUE@ moxie/nrun.o \ | |
2531 | @SIM_ENABLE_ARCH_moxie_TRUE@ moxie/libsim.a \ | |
2532 | @SIM_ENABLE_ARCH_moxie_TRUE@ $(SIM_COMMON_LIBS) | |
2533 | ||
94f5dfed MF |
2534 | @SIM_ENABLE_ARCH_moxie_TRUE@dtbdir = $(datadir)/gdb/dtb |
2535 | @SIM_ENABLE_ARCH_moxie_TRUE@dtb_DATA = moxie/moxie-gdb.dtb | |
c0c25232 MF |
2536 | @SIM_ENABLE_ARCH_msp430_TRUE@msp430_run_SOURCES = |
2537 | @SIM_ENABLE_ARCH_msp430_TRUE@msp430_run_LDADD = \ | |
2538 | @SIM_ENABLE_ARCH_msp430_TRUE@ msp430/nrun.o \ | |
2539 | @SIM_ENABLE_ARCH_msp430_TRUE@ msp430/libsim.a \ | |
2540 | @SIM_ENABLE_ARCH_msp430_TRUE@ $(SIM_COMMON_LIBS) | |
2541 | ||
2542 | @SIM_ENABLE_ARCH_or1k_TRUE@or1k_run_SOURCES = | |
2543 | @SIM_ENABLE_ARCH_or1k_TRUE@or1k_run_LDADD = \ | |
2544 | @SIM_ENABLE_ARCH_or1k_TRUE@ or1k/nrun.o \ | |
2545 | @SIM_ENABLE_ARCH_or1k_TRUE@ or1k/libsim.a \ | |
2546 | @SIM_ENABLE_ARCH_or1k_TRUE@ $(SIM_COMMON_LIBS) | |
2547 | ||
ed939535 MF |
2548 | @SIM_ENABLE_ARCH_or1k_TRUE@or1kdocdir = $(docdir)/or1k |
2549 | @SIM_ENABLE_ARCH_or1k_TRUE@or1kdoc_DATA = or1k/README | |
0a129eb1 | 2550 | @SIM_ENABLE_ARCH_or1k_TRUE@or1k_BUILD_OUTPUTS = \ |
0a129eb1 MF |
2551 | @SIM_ENABLE_ARCH_or1k_TRUE@ or1k/mloop.c \ |
2552 | @SIM_ENABLE_ARCH_or1k_TRUE@ or1k/stamp-mloop | |
2553 | ||
c0c25232 MF |
2554 | @SIM_ENABLE_ARCH_ppc_TRUE@ppc_run_SOURCES = |
2555 | @SIM_ENABLE_ARCH_ppc_TRUE@ppc_run_LDADD = \ | |
2556 | @SIM_ENABLE_ARCH_ppc_TRUE@ ppc/main.o \ | |
2557 | @SIM_ENABLE_ARCH_ppc_TRUE@ ppc/libsim.a \ | |
2558 | @SIM_ENABLE_ARCH_ppc_TRUE@ $(SIM_COMMON_LIBS) | |
2559 | ||
ed939535 MF |
2560 | @SIM_ENABLE_ARCH_ppc_TRUE@ppcdocdir = $(docdir)/ppc |
2561 | @SIM_ENABLE_ARCH_ppc_TRUE@ppcdoc_DATA = ppc/BUGS ppc/INSTALL ppc/README ppc/RUN | |
c0c25232 MF |
2562 | @SIM_ENABLE_ARCH_pru_TRUE@pru_run_SOURCES = |
2563 | @SIM_ENABLE_ARCH_pru_TRUE@pru_run_LDADD = \ | |
2564 | @SIM_ENABLE_ARCH_pru_TRUE@ pru/nrun.o \ | |
2565 | @SIM_ENABLE_ARCH_pru_TRUE@ pru/libsim.a \ | |
2566 | @SIM_ENABLE_ARCH_pru_TRUE@ $(SIM_COMMON_LIBS) | |
2567 | ||
2568 | @SIM_ENABLE_ARCH_riscv_TRUE@riscv_run_SOURCES = | |
2569 | @SIM_ENABLE_ARCH_riscv_TRUE@riscv_run_LDADD = \ | |
2570 | @SIM_ENABLE_ARCH_riscv_TRUE@ riscv/nrun.o \ | |
2571 | @SIM_ENABLE_ARCH_riscv_TRUE@ riscv/libsim.a \ | |
2572 | @SIM_ENABLE_ARCH_riscv_TRUE@ $(SIM_COMMON_LIBS) | |
2573 | ||
2574 | @SIM_ENABLE_ARCH_rl78_TRUE@rl78_run_SOURCES = | |
2575 | @SIM_ENABLE_ARCH_rl78_TRUE@rl78_run_LDADD = \ | |
2576 | @SIM_ENABLE_ARCH_rl78_TRUE@ rl78/main.o \ | |
2577 | @SIM_ENABLE_ARCH_rl78_TRUE@ rl78/libsim.a \ | |
2578 | @SIM_ENABLE_ARCH_rl78_TRUE@ $(SIM_COMMON_LIBS) | |
2579 | ||
2580 | @SIM_ENABLE_ARCH_rx_TRUE@rx_run_SOURCES = | |
2581 | @SIM_ENABLE_ARCH_rx_TRUE@rx_run_LDADD = \ | |
2582 | @SIM_ENABLE_ARCH_rx_TRUE@ rx/main.o \ | |
2583 | @SIM_ENABLE_ARCH_rx_TRUE@ rx/libsim.a \ | |
2584 | @SIM_ENABLE_ARCH_rx_TRUE@ $(SIM_COMMON_LIBS) | |
2585 | ||
ed939535 MF |
2586 | @SIM_ENABLE_ARCH_rx_TRUE@rxdocdir = $(docdir)/rx |
2587 | @SIM_ENABLE_ARCH_rx_TRUE@rxdoc_DATA = rx/README.txt | |
c0c25232 MF |
2588 | @SIM_ENABLE_ARCH_sh_TRUE@sh_run_SOURCES = |
2589 | @SIM_ENABLE_ARCH_sh_TRUE@sh_run_LDADD = \ | |
2590 | @SIM_ENABLE_ARCH_sh_TRUE@ sh/nrun.o \ | |
2591 | @SIM_ENABLE_ARCH_sh_TRUE@ sh/libsim.a \ | |
2592 | @SIM_ENABLE_ARCH_sh_TRUE@ $(SIM_COMMON_LIBS) | |
2593 | ||
70ab6bdd MF |
2594 | @SIM_ENABLE_ARCH_sh_TRUE@sh_BUILD_OUTPUTS = \ |
2595 | @SIM_ENABLE_ARCH_sh_TRUE@ sh/gencode$(EXEEXT) \ | |
70ab6bdd MF |
2596 | @SIM_ENABLE_ARCH_sh_TRUE@ sh/table.c |
2597 | ||
2598 | @SIM_ENABLE_ARCH_sh_TRUE@sh_gencode_SOURCES = sh/gencode.c | |
c0c25232 MF |
2599 | @SIM_ENABLE_ARCH_v850_TRUE@v850_run_SOURCES = |
2600 | @SIM_ENABLE_ARCH_v850_TRUE@v850_run_LDADD = \ | |
2601 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/nrun.o \ | |
2602 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/libsim.a \ | |
2603 | @SIM_ENABLE_ARCH_v850_TRUE@ $(SIM_COMMON_LIBS) | |
2604 | ||
d2a5dbc7 MF |
2605 | @SIM_ENABLE_ARCH_v850_TRUE@v850_BUILT_SRC_FROM_IGEN = \ |
2606 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/icache.h \ | |
2607 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/icache.c \ | |
2608 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/idecode.h \ | |
2609 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/idecode.c \ | |
2610 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/semantics.h \ | |
2611 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/semantics.c \ | |
2612 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/model.h \ | |
2613 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/model.c \ | |
2614 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/support.h \ | |
2615 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/support.c \ | |
2616 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/itable.h \ | |
2617 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/itable.c \ | |
2618 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/engine.h \ | |
2619 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/engine.c \ | |
2620 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/irun.c | |
2621 | ||
2622 | @SIM_ENABLE_ARCH_v850_TRUE@v850_BUILD_OUTPUTS = \ | |
2623 | @SIM_ENABLE_ARCH_v850_TRUE@ $(v850_BUILT_SRC_FROM_IGEN) \ | |
2624 | @SIM_ENABLE_ARCH_v850_TRUE@ v850/stamp-igen | |
2625 | ||
2626 | @SIM_ENABLE_ARCH_v850_TRUE@v850_IGEN_TRACE = # -G omit-line-numbers # -G trace-rule-selection -G trace-rule-rejection -G trace-entries | |
2627 | @SIM_ENABLE_ARCH_v850_TRUE@v850_IGEN_INSN = $(srcdir)/v850/v850.igen | |
897fc27b | 2628 | @SIM_ENABLE_ARCH_v850_TRUE@v850_IGEN_DC = $(srcdir)/v850/v850.dc |
80636a54 | 2629 | all: $(BUILT_SOURCES) config.h |
b15c5d7a | 2630 | $(MAKE) $(AM_MAKEFLAGS) all-recursive |
6bddc3e8 MF |
2631 | |
2632 | .SUFFIXES: | |
b5689863 | 2633 | .SUFFIXES: .c .lo .log .o .obj .test .test$(EXEEXT) .trs |
6bddc3e8 MF |
2634 | am--refresh: Makefile |
2635 | @: | |
c0c25232 | 2636 | $(srcdir)/Makefile.in: @MAINTAINER_MODE_TRUE@ $(srcdir)/Makefile.am $(srcdir)/common/local.mk $(srcdir)/igen/local.mk $(srcdir)/testsuite/local.mk $(srcdir)/testsuite/common/local.mk $(srcdir)/aarch64/local.mk $(srcdir)/arm/local.mk $(srcdir)/avr/local.mk $(srcdir)/bfin/local.mk $(srcdir)/bpf/local.mk $(srcdir)/cr16/local.mk $(srcdir)/cris/local.mk $(srcdir)/d10v/local.mk $(srcdir)/erc32/local.mk $(srcdir)/example-synacor/local.mk $(srcdir)/frv/local.mk $(srcdir)/ft32/local.mk $(srcdir)/h8300/local.mk $(srcdir)/iq2000/local.mk $(srcdir)/lm32/local.mk $(srcdir)/m32c/local.mk $(srcdir)/m32r/local.mk $(srcdir)/m68hc11/local.mk $(srcdir)/mcore/local.mk $(srcdir)/microblaze/local.mk $(srcdir)/mips/local.mk $(srcdir)/mn10300/local.mk $(srcdir)/moxie/local.mk $(srcdir)/msp430/local.mk $(srcdir)/or1k/local.mk $(srcdir)/ppc/local.mk $(srcdir)/pru/local.mk $(srcdir)/riscv/local.mk $(srcdir)/rl78/local.mk $(srcdir)/rx/local.mk $(srcdir)/sh/local.mk $(srcdir)/v850/local.mk $(am__configure_deps) |
6bddc3e8 MF |
2637 | @for dep in $?; do \ |
2638 | case '$(am__configure_deps)' in \ | |
2639 | *$$dep*) \ | |
2640 | echo ' cd $(srcdir) && $(AUTOMAKE) --foreign'; \ | |
2641 | $(am__cd) $(srcdir) && $(AUTOMAKE) --foreign \ | |
2642 | && exit 0; \ | |
2643 | exit 1;; \ | |
2644 | esac; \ | |
2645 | done; \ | |
2646 | echo ' cd $(top_srcdir) && $(AUTOMAKE) --foreign Makefile'; \ | |
2647 | $(am__cd) $(top_srcdir) && \ | |
2648 | $(AUTOMAKE) --foreign Makefile | |
2649 | Makefile: $(srcdir)/Makefile.in $(top_builddir)/config.status | |
2650 | @case '$?' in \ | |
2651 | *config.status*) \ | |
2652 | echo ' $(SHELL) ./config.status'; \ | |
2653 | $(SHELL) ./config.status;; \ | |
2654 | *) \ | |
2655 | echo ' cd $(top_builddir) && $(SHELL) ./config.status $@ $(am__depfiles_maybe)'; \ | |
2656 | cd $(top_builddir) && $(SHELL) ./config.status $@ $(am__depfiles_maybe);; \ | |
2657 | esac; | |
c0c25232 | 2658 | $(srcdir)/common/local.mk $(srcdir)/igen/local.mk $(srcdir)/testsuite/local.mk $(srcdir)/testsuite/common/local.mk $(srcdir)/aarch64/local.mk $(srcdir)/arm/local.mk $(srcdir)/avr/local.mk $(srcdir)/bfin/local.mk $(srcdir)/bpf/local.mk $(srcdir)/cr16/local.mk $(srcdir)/cris/local.mk $(srcdir)/d10v/local.mk $(srcdir)/erc32/local.mk $(srcdir)/example-synacor/local.mk $(srcdir)/frv/local.mk $(srcdir)/ft32/local.mk $(srcdir)/h8300/local.mk $(srcdir)/iq2000/local.mk $(srcdir)/lm32/local.mk $(srcdir)/m32c/local.mk $(srcdir)/m32r/local.mk $(srcdir)/m68hc11/local.mk $(srcdir)/mcore/local.mk $(srcdir)/microblaze/local.mk $(srcdir)/mips/local.mk $(srcdir)/mn10300/local.mk $(srcdir)/moxie/local.mk $(srcdir)/msp430/local.mk $(srcdir)/or1k/local.mk $(srcdir)/ppc/local.mk $(srcdir)/pru/local.mk $(srcdir)/riscv/local.mk $(srcdir)/rl78/local.mk $(srcdir)/rx/local.mk $(srcdir)/sh/local.mk $(srcdir)/v850/local.mk $(am__empty): |
6bddc3e8 MF |
2659 | |
2660 | $(top_builddir)/config.status: $(top_srcdir)/configure $(CONFIG_STATUS_DEPENDENCIES) | |
2661 | $(SHELL) ./config.status --recheck | |
c906108c | 2662 | |
8c379db2 | 2663 | $(top_srcdir)/configure: @MAINTAINER_MODE_TRUE@ $(am__configure_deps) |
6bddc3e8 | 2664 | $(am__cd) $(srcdir) && $(AUTOCONF) |
8c379db2 | 2665 | $(ACLOCAL_M4): @MAINTAINER_MODE_TRUE@ $(am__aclocal_m4_deps) |
6bddc3e8 MF |
2666 | $(am__cd) $(srcdir) && $(ACLOCAL) $(ACLOCAL_AMFLAGS) |
2667 | $(am__aclocal_m4_deps): | |
6bddc3e8 | 2668 | |
b15c5d7a MF |
2669 | config.h: stamp-h1 |
2670 | @test -f $@ || rm -f stamp-h1 | |
2671 | @test -f $@ || $(MAKE) $(AM_MAKEFLAGS) stamp-h1 | |
2672 | ||
2673 | stamp-h1: $(srcdir)/config.h.in $(top_builddir)/config.status | |
2674 | @rm -f stamp-h1 | |
2675 | cd $(top_builddir) && $(SHELL) ./config.status config.h | |
2676 | $(srcdir)/config.h.in: @MAINTAINER_MODE_TRUE@ $(am__configure_deps) | |
2677 | ($(am__cd) $(top_srcdir) && $(AUTOHEADER)) | |
2678 | rm -f stamp-h1 | |
2679 | touch $@ | |
2680 | ||
2681 | distclean-hdr: | |
2682 | -rm -f config.h stamp-h1 | |
36bb57e4 MF |
2683 | Make-common.sim: $(top_builddir)/config.status $(top_srcdir)/common/Make-common.in |
2684 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd MF |
2685 | aarch64/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/aarch64/Makefile.in |
2686 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
7cd7b064 MF |
2687 | aarch64/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2688 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2689 | arm/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/arm/Makefile.in |
36bb57e4 | 2690 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2691 | arm/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2692 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2693 | avr/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/avr/Makefile.in |
36bb57e4 | 2694 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2695 | avr/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2696 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2697 | bfin/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/bfin/Makefile.in |
36bb57e4 | 2698 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2699 | bfin/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2700 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
ee79c7df MF |
2701 | bpf/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/bpf/Makefile.in |
2702 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd MF |
2703 | bpf/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2704 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
2705 | cr16/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/cr16/Makefile.in | |
d8b04da7 | 2706 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2707 | cr16/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2708 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2709 | cris/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/cris/Makefile.in |
36bb57e4 | 2710 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2711 | cris/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2712 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2713 | d10v/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/d10v/Makefile.in |
408a44aa | 2714 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2715 | d10v/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2716 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2717 | frv/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/frv/Makefile.in |
36bb57e4 | 2718 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2719 | frv/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2720 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2721 | ft32/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/ft32/Makefile.in |
408a44aa | 2722 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2723 | ft32/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2724 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2725 | h8300/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/h8300/Makefile.in |
36bb57e4 | 2726 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2727 | h8300/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2728 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2729 | iq2000/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/iq2000/Makefile.in |
36bb57e4 | 2730 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2731 | iq2000/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2732 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2733 | lm32/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/lm32/Makefile.in |
408a44aa | 2734 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2735 | lm32/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2736 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2737 | m32c/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/m32c/Makefile.in |
408a44aa | 2738 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2739 | m32c/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2740 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2741 | m32r/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/m32r/Makefile.in |
36bb57e4 | 2742 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2743 | m32r/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2744 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2745 | m68hc11/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/m68hc11/Makefile.in |
313c332f | 2746 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2747 | m68hc11/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2748 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2749 | mcore/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/mcore/Makefile.in |
36bb57e4 | 2750 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2751 | mcore/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2752 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2753 | microblaze/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/microblaze/Makefile.in |
36bb57e4 | 2754 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
7cd7b064 MF |
2755 | microblaze/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2756 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
abc494c6 MF |
2757 | mips/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/mips/Makefile.in |
2758 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2759 | mips/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
36bb57e4 | 2760 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
4cf83930 MF |
2761 | mn10300/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/mn10300/Makefile.in |
2762 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2763 | mn10300/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
7cd7b064 | 2764 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
36bb57e4 MF |
2765 | moxie/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/moxie/Makefile.in |
2766 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2767 | moxie/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
7cd7b064 | 2768 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
36bb57e4 MF |
2769 | msp430/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/msp430/Makefile.in |
2770 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd MF |
2771 | msp430/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2772 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
763b20ab MF |
2773 | or1k/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/or1k/Makefile.in |
2774 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd MF |
2775 | or1k/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2776 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
2777 | ppc/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in | |
7cd7b064 | 2778 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
36bb57e4 MF |
2779 | pru/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/pru/Makefile.in |
2780 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd MF |
2781 | pru/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2782 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
1787fcc4 MF |
2783 | riscv/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/riscv/Makefile.in |
2784 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2785 | riscv/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
7cd7b064 | 2786 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
36bb57e4 MF |
2787 | rl78/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/rl78/Makefile.in |
2788 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2789 | rl78/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
7cd7b064 | 2790 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
e173c80f MF |
2791 | rx/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/rx/Makefile.in |
2792 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2793 | rx/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
7cd7b064 | 2794 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
36bb57e4 MF |
2795 | sh/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/sh/Makefile.in |
2796 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2797 | sh/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
7cd7b064 | 2798 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
5d0b3088 MF |
2799 | erc32/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/erc32/Makefile.in |
2800 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd MF |
2801 | erc32/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2802 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
871aa3b9 MF |
2803 | v850/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/v850/Makefile.in |
2804 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd | 2805 | v850/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
7cd7b064 | 2806 | cd $(top_builddir) && $(SHELL) ./config.status $@ |
36bb57e4 MF |
2807 | example-synacor/Makefile.sim: $(top_builddir)/config.status $(top_srcdir)/example-synacor/Makefile.in |
2808 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
23912acd MF |
2809 | example-synacor/.gdbinit: $(top_builddir)/config.status $(top_srcdir)/common/gdbinit.in |
2810 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
3f8414df MF |
2811 | arch-subdir.mk: $(top_builddir)/config.status $(srcdir)/arch-subdir.mk.in |
2812 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
21672298 MF |
2813 | .gdbinit: $(top_builddir)/config.status $(srcdir)/gdbinit.in |
2814 | cd $(top_builddir) && $(SHELL) ./config.status $@ | |
b15c5d7a | 2815 | |
b6b1c790 MF |
2816 | clean-noinstLIBRARIES: |
2817 | -test -z "$(noinst_LIBRARIES)" || rm -f $(noinst_LIBRARIES) | |
c58353b7 MF |
2818 | aarch64/$(am__dirstamp): |
2819 | @$(MKDIR_P) aarch64 | |
2820 | @: > aarch64/$(am__dirstamp) | |
2821 | ||
2822 | aarch64/libsim.a: $(aarch64_libsim_a_OBJECTS) $(aarch64_libsim_a_DEPENDENCIES) $(EXTRA_aarch64_libsim_a_DEPENDENCIES) aarch64/$(am__dirstamp) | |
2823 | $(AM_V_at)-rm -f aarch64/libsim.a | |
2824 | $(AM_V_AR)$(aarch64_libsim_a_AR) aarch64/libsim.a $(aarch64_libsim_a_OBJECTS) $(aarch64_libsim_a_LIBADD) | |
2825 | $(AM_V_at)$(RANLIB) aarch64/libsim.a | |
6a8e18f0 MF |
2826 | arm/$(am__dirstamp): |
2827 | @$(MKDIR_P) arm | |
2828 | @: > arm/$(am__dirstamp) | |
2829 | ||
2830 | arm/libsim.a: $(arm_libsim_a_OBJECTS) $(arm_libsim_a_DEPENDENCIES) $(EXTRA_arm_libsim_a_DEPENDENCIES) arm/$(am__dirstamp) | |
2831 | $(AM_V_at)-rm -f arm/libsim.a | |
2832 | $(AM_V_AR)$(arm_libsim_a_AR) arm/libsim.a $(arm_libsim_a_OBJECTS) $(arm_libsim_a_LIBADD) | |
2833 | $(AM_V_at)$(RANLIB) arm/libsim.a | |
c65b31b8 MF |
2834 | avr/$(am__dirstamp): |
2835 | @$(MKDIR_P) avr | |
2836 | @: > avr/$(am__dirstamp) | |
2837 | ||
2838 | avr/libsim.a: $(avr_libsim_a_OBJECTS) $(avr_libsim_a_DEPENDENCIES) $(EXTRA_avr_libsim_a_DEPENDENCIES) avr/$(am__dirstamp) | |
2839 | $(AM_V_at)-rm -f avr/libsim.a | |
2840 | $(AM_V_AR)$(avr_libsim_a_AR) avr/libsim.a $(avr_libsim_a_OBJECTS) $(avr_libsim_a_LIBADD) | |
2841 | $(AM_V_at)$(RANLIB) avr/libsim.a | |
bc1dd618 MF |
2842 | bfin/$(am__dirstamp): |
2843 | @$(MKDIR_P) bfin | |
2844 | @: > bfin/$(am__dirstamp) | |
2845 | ||
2846 | bfin/libsim.a: $(bfin_libsim_a_OBJECTS) $(bfin_libsim_a_DEPENDENCIES) $(EXTRA_bfin_libsim_a_DEPENDENCIES) bfin/$(am__dirstamp) | |
2847 | $(AM_V_at)-rm -f bfin/libsim.a | |
2848 | $(AM_V_AR)$(bfin_libsim_a_AR) bfin/libsim.a $(bfin_libsim_a_OBJECTS) $(bfin_libsim_a_LIBADD) | |
2849 | $(AM_V_at)$(RANLIB) bfin/libsim.a | |
cdbb77e4 MF |
2850 | bpf/$(am__dirstamp): |
2851 | @$(MKDIR_P) bpf | |
2852 | @: > bpf/$(am__dirstamp) | |
2853 | ||
2854 | bpf/libsim.a: $(bpf_libsim_a_OBJECTS) $(bpf_libsim_a_DEPENDENCIES) $(EXTRA_bpf_libsim_a_DEPENDENCIES) bpf/$(am__dirstamp) | |
2855 | $(AM_V_at)-rm -f bpf/libsim.a | |
2856 | $(AM_V_AR)$(bpf_libsim_a_AR) bpf/libsim.a $(bpf_libsim_a_OBJECTS) $(bpf_libsim_a_LIBADD) | |
2857 | $(AM_V_at)$(RANLIB) bpf/libsim.a | |
5bea0c32 MF |
2858 | common/$(am__dirstamp): |
2859 | @$(MKDIR_P) common | |
2860 | @: > common/$(am__dirstamp) | |
2861 | common/$(DEPDIR)/$(am__dirstamp): | |
2862 | @$(MKDIR_P) common/$(DEPDIR) | |
2863 | @: > common/$(DEPDIR)/$(am__dirstamp) | |
a1af8f40 MF |
2864 | common/callback.$(OBJEXT): common/$(am__dirstamp) \ |
2865 | common/$(DEPDIR)/$(am__dirstamp) | |
2866 | common/portability.$(OBJEXT): common/$(am__dirstamp) \ | |
2867 | common/$(DEPDIR)/$(am__dirstamp) | |
2868 | common/sim-load.$(OBJEXT): common/$(am__dirstamp) \ | |
2869 | common/$(DEPDIR)/$(am__dirstamp) | |
2870 | common/syscall.$(OBJEXT): common/$(am__dirstamp) \ | |
2871 | common/$(DEPDIR)/$(am__dirstamp) | |
2872 | common/target-newlib-errno.$(OBJEXT): common/$(am__dirstamp) \ | |
cd3ee89d | 2873 | common/$(DEPDIR)/$(am__dirstamp) |
a1af8f40 | 2874 | common/target-newlib-open.$(OBJEXT): common/$(am__dirstamp) \ |
dd8e16ea | 2875 | common/$(DEPDIR)/$(am__dirstamp) |
a1af8f40 | 2876 | common/target-newlib-signal.$(OBJEXT): common/$(am__dirstamp) \ |
66882204 | 2877 | common/$(DEPDIR)/$(am__dirstamp) |
a1af8f40 MF |
2878 | common/target-newlib-syscall.$(OBJEXT): common/$(am__dirstamp) \ |
2879 | common/$(DEPDIR)/$(am__dirstamp) | |
2880 | common/version.$(OBJEXT): common/$(am__dirstamp) \ | |
5bea0c32 MF |
2881 | common/$(DEPDIR)/$(am__dirstamp) |
2882 | ||
2883 | common/libcommon.a: $(common_libcommon_a_OBJECTS) $(common_libcommon_a_DEPENDENCIES) $(EXTRA_common_libcommon_a_DEPENDENCIES) common/$(am__dirstamp) | |
2884 | $(AM_V_at)-rm -f common/libcommon.a | |
2885 | $(AM_V_AR)$(common_libcommon_a_AR) common/libcommon.a $(common_libcommon_a_OBJECTS) $(common_libcommon_a_LIBADD) | |
2886 | $(AM_V_at)$(RANLIB) common/libcommon.a | |
2cbdcc34 MF |
2887 | cr16/$(am__dirstamp): |
2888 | @$(MKDIR_P) cr16 | |
2889 | @: > cr16/$(am__dirstamp) | |
2890 | ||
2891 | cr16/libsim.a: $(cr16_libsim_a_OBJECTS) $(cr16_libsim_a_DEPENDENCIES) $(EXTRA_cr16_libsim_a_DEPENDENCIES) cr16/$(am__dirstamp) | |
2892 | $(AM_V_at)-rm -f cr16/libsim.a | |
2893 | $(AM_V_AR)$(cr16_libsim_a_AR) cr16/libsim.a $(cr16_libsim_a_OBJECTS) $(cr16_libsim_a_LIBADD) | |
2894 | $(AM_V_at)$(RANLIB) cr16/libsim.a | |
eaa678ec MF |
2895 | cris/$(am__dirstamp): |
2896 | @$(MKDIR_P) cris | |
2897 | @: > cris/$(am__dirstamp) | |
2898 | ||
2899 | cris/libsim.a: $(cris_libsim_a_OBJECTS) $(cris_libsim_a_DEPENDENCIES) $(EXTRA_cris_libsim_a_DEPENDENCIES) cris/$(am__dirstamp) | |
2900 | $(AM_V_at)-rm -f cris/libsim.a | |
2901 | $(AM_V_AR)$(cris_libsim_a_AR) cris/libsim.a $(cris_libsim_a_OBJECTS) $(cris_libsim_a_LIBADD) | |
2902 | $(AM_V_at)$(RANLIB) cris/libsim.a | |
faf177df MF |
2903 | d10v/$(am__dirstamp): |
2904 | @$(MKDIR_P) d10v | |
2905 | @: > d10v/$(am__dirstamp) | |
2906 | ||
2907 | d10v/libsim.a: $(d10v_libsim_a_OBJECTS) $(d10v_libsim_a_DEPENDENCIES) $(EXTRA_d10v_libsim_a_DEPENDENCIES) d10v/$(am__dirstamp) | |
2908 | $(AM_V_at)-rm -f d10v/libsim.a | |
2909 | $(AM_V_AR)$(d10v_libsim_a_AR) d10v/libsim.a $(d10v_libsim_a_OBJECTS) $(d10v_libsim_a_LIBADD) | |
2910 | $(AM_V_at)$(RANLIB) d10v/libsim.a | |
3f6c63ac MF |
2911 | erc32/$(am__dirstamp): |
2912 | @$(MKDIR_P) erc32 | |
2913 | @: > erc32/$(am__dirstamp) | |
2914 | ||
2915 | erc32/libsim.a: $(erc32_libsim_a_OBJECTS) $(erc32_libsim_a_DEPENDENCIES) $(EXTRA_erc32_libsim_a_DEPENDENCIES) erc32/$(am__dirstamp) | |
2916 | $(AM_V_at)-rm -f erc32/libsim.a | |
2917 | $(AM_V_AR)$(erc32_libsim_a_AR) erc32/libsim.a $(erc32_libsim_a_OBJECTS) $(erc32_libsim_a_LIBADD) | |
2918 | $(AM_V_at)$(RANLIB) erc32/libsim.a | |
16a6d542 MF |
2919 | example-synacor/$(am__dirstamp): |
2920 | @$(MKDIR_P) example-synacor | |
2921 | @: > example-synacor/$(am__dirstamp) | |
2922 | ||
2923 | example-synacor/libsim.a: $(example_synacor_libsim_a_OBJECTS) $(example_synacor_libsim_a_DEPENDENCIES) $(EXTRA_example_synacor_libsim_a_DEPENDENCIES) example-synacor/$(am__dirstamp) | |
2924 | $(AM_V_at)-rm -f example-synacor/libsim.a | |
2925 | $(AM_V_AR)$(example_synacor_libsim_a_AR) example-synacor/libsim.a $(example_synacor_libsim_a_OBJECTS) $(example_synacor_libsim_a_LIBADD) | |
2926 | $(AM_V_at)$(RANLIB) example-synacor/libsim.a | |
c26946a4 MF |
2927 | frv/$(am__dirstamp): |
2928 | @$(MKDIR_P) frv | |
2929 | @: > frv/$(am__dirstamp) | |
2930 | ||
2931 | frv/libsim.a: $(frv_libsim_a_OBJECTS) $(frv_libsim_a_DEPENDENCIES) $(EXTRA_frv_libsim_a_DEPENDENCIES) frv/$(am__dirstamp) | |
2932 | $(AM_V_at)-rm -f frv/libsim.a | |
2933 | $(AM_V_AR)$(frv_libsim_a_AR) frv/libsim.a $(frv_libsim_a_OBJECTS) $(frv_libsim_a_LIBADD) | |
2934 | $(AM_V_at)$(RANLIB) frv/libsim.a | |
6fe4bd8c MF |
2935 | ft32/$(am__dirstamp): |
2936 | @$(MKDIR_P) ft32 | |
2937 | @: > ft32/$(am__dirstamp) | |
2938 | ||
2939 | ft32/libsim.a: $(ft32_libsim_a_OBJECTS) $(ft32_libsim_a_DEPENDENCIES) $(EXTRA_ft32_libsim_a_DEPENDENCIES) ft32/$(am__dirstamp) | |
2940 | $(AM_V_at)-rm -f ft32/libsim.a | |
2941 | $(AM_V_AR)$(ft32_libsim_a_AR) ft32/libsim.a $(ft32_libsim_a_OBJECTS) $(ft32_libsim_a_LIBADD) | |
2942 | $(AM_V_at)$(RANLIB) ft32/libsim.a | |
3e9c9407 MF |
2943 | h8300/$(am__dirstamp): |
2944 | @$(MKDIR_P) h8300 | |
2945 | @: > h8300/$(am__dirstamp) | |
2946 | ||
2947 | h8300/libsim.a: $(h8300_libsim_a_OBJECTS) $(h8300_libsim_a_DEPENDENCIES) $(EXTRA_h8300_libsim_a_DEPENDENCIES) h8300/$(am__dirstamp) | |
2948 | $(AM_V_at)-rm -f h8300/libsim.a | |
2949 | $(AM_V_AR)$(h8300_libsim_a_AR) h8300/libsim.a $(h8300_libsim_a_OBJECTS) $(h8300_libsim_a_LIBADD) | |
2950 | $(AM_V_at)$(RANLIB) h8300/libsim.a | |
b6b1c790 MF |
2951 | igen/$(am__dirstamp): |
2952 | @$(MKDIR_P) igen | |
2953 | @: > igen/$(am__dirstamp) | |
2954 | igen/$(DEPDIR)/$(am__dirstamp): | |
2955 | @$(MKDIR_P) igen/$(DEPDIR) | |
2956 | @: > igen/$(DEPDIR)/$(am__dirstamp) | |
2957 | igen/table.$(OBJEXT): igen/$(am__dirstamp) \ | |
2958 | igen/$(DEPDIR)/$(am__dirstamp) | |
2959 | igen/lf.$(OBJEXT): igen/$(am__dirstamp) igen/$(DEPDIR)/$(am__dirstamp) | |
2960 | igen/misc.$(OBJEXT): igen/$(am__dirstamp) \ | |
2961 | igen/$(DEPDIR)/$(am__dirstamp) | |
2962 | igen/filter_host.$(OBJEXT): igen/$(am__dirstamp) \ | |
2963 | igen/$(DEPDIR)/$(am__dirstamp) | |
2964 | igen/ld-decode.$(OBJEXT): igen/$(am__dirstamp) \ | |
2965 | igen/$(DEPDIR)/$(am__dirstamp) | |
2966 | igen/ld-cache.$(OBJEXT): igen/$(am__dirstamp) \ | |
2967 | igen/$(DEPDIR)/$(am__dirstamp) | |
2968 | igen/filter.$(OBJEXT): igen/$(am__dirstamp) \ | |
2969 | igen/$(DEPDIR)/$(am__dirstamp) | |
2970 | igen/ld-insn.$(OBJEXT): igen/$(am__dirstamp) \ | |
2971 | igen/$(DEPDIR)/$(am__dirstamp) | |
2972 | igen/gen-model.$(OBJEXT): igen/$(am__dirstamp) \ | |
2973 | igen/$(DEPDIR)/$(am__dirstamp) | |
2974 | igen/gen-itable.$(OBJEXT): igen/$(am__dirstamp) \ | |
2975 | igen/$(DEPDIR)/$(am__dirstamp) | |
2976 | igen/gen-icache.$(OBJEXT): igen/$(am__dirstamp) \ | |
2977 | igen/$(DEPDIR)/$(am__dirstamp) | |
2978 | igen/gen-semantics.$(OBJEXT): igen/$(am__dirstamp) \ | |
2979 | igen/$(DEPDIR)/$(am__dirstamp) | |
2980 | igen/gen-idecode.$(OBJEXT): igen/$(am__dirstamp) \ | |
2981 | igen/$(DEPDIR)/$(am__dirstamp) | |
2982 | igen/gen-support.$(OBJEXT): igen/$(am__dirstamp) \ | |
2983 | igen/$(DEPDIR)/$(am__dirstamp) | |
2984 | igen/gen-engine.$(OBJEXT): igen/$(am__dirstamp) \ | |
2985 | igen/$(DEPDIR)/$(am__dirstamp) | |
2986 | igen/gen.$(OBJEXT): igen/$(am__dirstamp) \ | |
2987 | igen/$(DEPDIR)/$(am__dirstamp) | |
2988 | ||
aa0fca16 MF |
2989 | @SIM_ENABLE_IGEN_FALSE@igen/libigen.a: $(igen_libigen_a_OBJECTS) $(igen_libigen_a_DEPENDENCIES) $(EXTRA_igen_libigen_a_DEPENDENCIES) igen/$(am__dirstamp) |
2990 | @SIM_ENABLE_IGEN_FALSE@ $(AM_V_at)-rm -f igen/libigen.a | |
2991 | @SIM_ENABLE_IGEN_FALSE@ $(AM_V_AR)$(igen_libigen_a_AR) igen/libigen.a $(igen_libigen_a_OBJECTS) $(igen_libigen_a_LIBADD) | |
2992 | @SIM_ENABLE_IGEN_FALSE@ $(AM_V_at)$(RANLIB) igen/libigen.a | |
1486f22b MF |
2993 | iq2000/$(am__dirstamp): |
2994 | @$(MKDIR_P) iq2000 | |
2995 | @: > iq2000/$(am__dirstamp) | |
2996 | ||
2997 | iq2000/libsim.a: $(iq2000_libsim_a_OBJECTS) $(iq2000_libsim_a_DEPENDENCIES) $(EXTRA_iq2000_libsim_a_DEPENDENCIES) iq2000/$(am__dirstamp) | |
2998 | $(AM_V_at)-rm -f iq2000/libsim.a | |
2999 | $(AM_V_AR)$(iq2000_libsim_a_AR) iq2000/libsim.a $(iq2000_libsim_a_OBJECTS) $(iq2000_libsim_a_LIBADD) | |
3000 | $(AM_V_at)$(RANLIB) iq2000/libsim.a | |
000f7bee MF |
3001 | lm32/$(am__dirstamp): |
3002 | @$(MKDIR_P) lm32 | |
3003 | @: > lm32/$(am__dirstamp) | |
3004 | ||
3005 | lm32/libsim.a: $(lm32_libsim_a_OBJECTS) $(lm32_libsim_a_DEPENDENCIES) $(EXTRA_lm32_libsim_a_DEPENDENCIES) lm32/$(am__dirstamp) | |
3006 | $(AM_V_at)-rm -f lm32/libsim.a | |
3007 | $(AM_V_AR)$(lm32_libsim_a_AR) lm32/libsim.a $(lm32_libsim_a_OBJECTS) $(lm32_libsim_a_LIBADD) | |
3008 | $(AM_V_at)$(RANLIB) lm32/libsim.a | |
ba3a8498 MF |
3009 | m32c/$(am__dirstamp): |
3010 | @$(MKDIR_P) m32c | |
3011 | @: > m32c/$(am__dirstamp) | |
3012 | ||
3013 | m32c/libsim.a: $(m32c_libsim_a_OBJECTS) $(m32c_libsim_a_DEPENDENCIES) $(EXTRA_m32c_libsim_a_DEPENDENCIES) m32c/$(am__dirstamp) | |
3014 | $(AM_V_at)-rm -f m32c/libsim.a | |
3015 | $(AM_V_AR)$(m32c_libsim_a_AR) m32c/libsim.a $(m32c_libsim_a_OBJECTS) $(m32c_libsim_a_LIBADD) | |
3016 | $(AM_V_at)$(RANLIB) m32c/libsim.a | |
8136f057 MF |
3017 | m32r/$(am__dirstamp): |
3018 | @$(MKDIR_P) m32r | |
3019 | @: > m32r/$(am__dirstamp) | |
3020 | ||
3021 | m32r/libsim.a: $(m32r_libsim_a_OBJECTS) $(m32r_libsim_a_DEPENDENCIES) $(EXTRA_m32r_libsim_a_DEPENDENCIES) m32r/$(am__dirstamp) | |
3022 | $(AM_V_at)-rm -f m32r/libsim.a | |
3023 | $(AM_V_AR)$(m32r_libsim_a_AR) m32r/libsim.a $(m32r_libsim_a_OBJECTS) $(m32r_libsim_a_LIBADD) | |
3024 | $(AM_V_at)$(RANLIB) m32r/libsim.a | |
ccb68071 MF |
3025 | m68hc11/$(am__dirstamp): |
3026 | @$(MKDIR_P) m68hc11 | |
3027 | @: > m68hc11/$(am__dirstamp) | |
3028 | ||
3029 | m68hc11/libsim.a: $(m68hc11_libsim_a_OBJECTS) $(m68hc11_libsim_a_DEPENDENCIES) $(EXTRA_m68hc11_libsim_a_DEPENDENCIES) m68hc11/$(am__dirstamp) | |
3030 | $(AM_V_at)-rm -f m68hc11/libsim.a | |
3031 | $(AM_V_AR)$(m68hc11_libsim_a_AR) m68hc11/libsim.a $(m68hc11_libsim_a_OBJECTS) $(m68hc11_libsim_a_LIBADD) | |
3032 | $(AM_V_at)$(RANLIB) m68hc11/libsim.a | |
dfceaa0d MF |
3033 | mcore/$(am__dirstamp): |
3034 | @$(MKDIR_P) mcore | |
3035 | @: > mcore/$(am__dirstamp) | |
3036 | ||
3037 | mcore/libsim.a: $(mcore_libsim_a_OBJECTS) $(mcore_libsim_a_DEPENDENCIES) $(EXTRA_mcore_libsim_a_DEPENDENCIES) mcore/$(am__dirstamp) | |
3038 | $(AM_V_at)-rm -f mcore/libsim.a | |
3039 | $(AM_V_AR)$(mcore_libsim_a_AR) mcore/libsim.a $(mcore_libsim_a_OBJECTS) $(mcore_libsim_a_LIBADD) | |
3040 | $(AM_V_at)$(RANLIB) mcore/libsim.a | |
a6ead840 MF |
3041 | microblaze/$(am__dirstamp): |
3042 | @$(MKDIR_P) microblaze | |
3043 | @: > microblaze/$(am__dirstamp) | |
3044 | ||
3045 | microblaze/libsim.a: $(microblaze_libsim_a_OBJECTS) $(microblaze_libsim_a_DEPENDENCIES) $(EXTRA_microblaze_libsim_a_DEPENDENCIES) microblaze/$(am__dirstamp) | |
3046 | $(AM_V_at)-rm -f microblaze/libsim.a | |
3047 | $(AM_V_AR)$(microblaze_libsim_a_AR) microblaze/libsim.a $(microblaze_libsim_a_OBJECTS) $(microblaze_libsim_a_LIBADD) | |
3048 | $(AM_V_at)$(RANLIB) microblaze/libsim.a | |
1f1afa43 MF |
3049 | mips/$(am__dirstamp): |
3050 | @$(MKDIR_P) mips | |
3051 | @: > mips/$(am__dirstamp) | |
3052 | ||
3053 | mips/libsim.a: $(mips_libsim_a_OBJECTS) $(mips_libsim_a_DEPENDENCIES) $(EXTRA_mips_libsim_a_DEPENDENCIES) mips/$(am__dirstamp) | |
3054 | $(AM_V_at)-rm -f mips/libsim.a | |
3055 | $(AM_V_AR)$(mips_libsim_a_AR) mips/libsim.a $(mips_libsim_a_OBJECTS) $(mips_libsim_a_LIBADD) | |
3056 | $(AM_V_at)$(RANLIB) mips/libsim.a | |
b6b1c790 | 3057 | |
a389375f | 3058 | clean-checkPROGRAMS: |
b5689863 MF |
3059 | @list='$(check_PROGRAMS)'; test -n "$$list" || exit 0; \ |
3060 | echo " rm -f" $$list; \ | |
3061 | rm -f $$list || exit $$?; \ | |
3062 | test -n "$(EXEEXT)" || exit 0; \ | |
3063 | list=`for p in $$list; do echo "$$p"; done | sed 's/$(EXEEXT)$$//'`; \ | |
3064 | echo " rm -f" $$list; \ | |
3065 | rm -f $$list | |
c0c25232 MF |
3066 | |
3067 | clean-noinstPROGRAMS: | |
3068 | @list='$(noinst_PROGRAMS)'; test -n "$$list" || exit 0; \ | |
3069 | echo " rm -f" $$list; \ | |
3070 | rm -f $$list || exit $$?; \ | |
3071 | test -n "$(EXEEXT)" || exit 0; \ | |
3072 | list=`for p in $$list; do echo "$$p"; done | sed 's/$(EXEEXT)$$//'`; \ | |
3073 | echo " rm -f" $$list; \ | |
3074 | rm -f $$list | |
c0c25232 MF |
3075 | |
3076 | aarch64/run$(EXEEXT): $(aarch64_run_OBJECTS) $(aarch64_run_DEPENDENCIES) $(EXTRA_aarch64_run_DEPENDENCIES) aarch64/$(am__dirstamp) | |
3077 | @rm -f aarch64/run$(EXEEXT) | |
3078 | $(AM_V_CCLD)$(LINK) $(aarch64_run_OBJECTS) $(aarch64_run_LDADD) $(LIBS) | |
c0c25232 MF |
3079 | |
3080 | arm/run$(EXEEXT): $(arm_run_OBJECTS) $(arm_run_DEPENDENCIES) $(EXTRA_arm_run_DEPENDENCIES) arm/$(am__dirstamp) | |
3081 | @rm -f arm/run$(EXEEXT) | |
3082 | $(AM_V_CCLD)$(LINK) $(arm_run_OBJECTS) $(arm_run_LDADD) $(LIBS) | |
c0c25232 MF |
3083 | |
3084 | avr/run$(EXEEXT): $(avr_run_OBJECTS) $(avr_run_DEPENDENCIES) $(EXTRA_avr_run_DEPENDENCIES) avr/$(am__dirstamp) | |
3085 | @rm -f avr/run$(EXEEXT) | |
3086 | $(AM_V_CCLD)$(LINK) $(avr_run_OBJECTS) $(avr_run_LDADD) $(LIBS) | |
c0c25232 MF |
3087 | |
3088 | bfin/run$(EXEEXT): $(bfin_run_OBJECTS) $(bfin_run_DEPENDENCIES) $(EXTRA_bfin_run_DEPENDENCIES) bfin/$(am__dirstamp) | |
3089 | @rm -f bfin/run$(EXEEXT) | |
3090 | $(AM_V_CCLD)$(LINK) $(bfin_run_OBJECTS) $(bfin_run_LDADD) $(LIBS) | |
c0c25232 MF |
3091 | |
3092 | bpf/run$(EXEEXT): $(bpf_run_OBJECTS) $(bpf_run_DEPENDENCIES) $(EXTRA_bpf_run_DEPENDENCIES) bpf/$(am__dirstamp) | |
3093 | @rm -f bpf/run$(EXEEXT) | |
3094 | $(AM_V_CCLD)$(LINK) $(bpf_run_OBJECTS) $(bpf_run_LDADD) $(LIBS) | |
70ab6bdd MF |
3095 | cr16/$(DEPDIR)/$(am__dirstamp): |
3096 | @$(MKDIR_P) cr16/$(DEPDIR) | |
3097 | @: > cr16/$(DEPDIR)/$(am__dirstamp) | |
3098 | cr16/gencode.$(OBJEXT): cr16/$(am__dirstamp) \ | |
3099 | cr16/$(DEPDIR)/$(am__dirstamp) | |
3100 | ||
3101 | @SIM_ENABLE_ARCH_cr16_FALSE@cr16/gencode$(EXEEXT): $(cr16_gencode_OBJECTS) $(cr16_gencode_DEPENDENCIES) $(EXTRA_cr16_gencode_DEPENDENCIES) cr16/$(am__dirstamp) | |
3102 | @SIM_ENABLE_ARCH_cr16_FALSE@ @rm -f cr16/gencode$(EXEEXT) | |
3103 | @SIM_ENABLE_ARCH_cr16_FALSE@ $(AM_V_CCLD)$(LINK) $(cr16_gencode_OBJECTS) $(cr16_gencode_LDADD) $(LIBS) | |
c0c25232 MF |
3104 | |
3105 | cr16/run$(EXEEXT): $(cr16_run_OBJECTS) $(cr16_run_DEPENDENCIES) $(EXTRA_cr16_run_DEPENDENCIES) cr16/$(am__dirstamp) | |
3106 | @rm -f cr16/run$(EXEEXT) | |
3107 | $(AM_V_CCLD)$(LINK) $(cr16_run_OBJECTS) $(cr16_run_LDADD) $(LIBS) | |
c0c25232 MF |
3108 | |
3109 | cris/run$(EXEEXT): $(cris_run_OBJECTS) $(cris_run_DEPENDENCIES) $(EXTRA_cris_run_DEPENDENCIES) cris/$(am__dirstamp) | |
3110 | @rm -f cris/run$(EXEEXT) | |
3111 | $(AM_V_CCLD)$(LINK) $(cris_run_OBJECTS) $(cris_run_LDADD) $(LIBS) | |
cb9bdc02 MF |
3112 | cris/$(DEPDIR)/$(am__dirstamp): |
3113 | @$(MKDIR_P) cris/$(DEPDIR) | |
3114 | @: > cris/$(DEPDIR)/$(am__dirstamp) | |
3115 | cris/rvdummy.$(OBJEXT): cris/$(am__dirstamp) \ | |
3116 | cris/$(DEPDIR)/$(am__dirstamp) | |
3117 | ||
3118 | cris/rvdummy$(EXEEXT): $(cris_rvdummy_OBJECTS) $(cris_rvdummy_DEPENDENCIES) $(EXTRA_cris_rvdummy_DEPENDENCIES) cris/$(am__dirstamp) | |
3119 | @rm -f cris/rvdummy$(EXEEXT) | |
3120 | $(AM_V_CCLD)$(LINK) $(cris_rvdummy_OBJECTS) $(cris_rvdummy_LDADD) $(LIBS) | |
70ab6bdd MF |
3121 | d10v/$(DEPDIR)/$(am__dirstamp): |
3122 | @$(MKDIR_P) d10v/$(DEPDIR) | |
3123 | @: > d10v/$(DEPDIR)/$(am__dirstamp) | |
3124 | d10v/gencode.$(OBJEXT): d10v/$(am__dirstamp) \ | |
3125 | d10v/$(DEPDIR)/$(am__dirstamp) | |
3126 | ||
3127 | @SIM_ENABLE_ARCH_d10v_FALSE@d10v/gencode$(EXEEXT): $(d10v_gencode_OBJECTS) $(d10v_gencode_DEPENDENCIES) $(EXTRA_d10v_gencode_DEPENDENCIES) d10v/$(am__dirstamp) | |
3128 | @SIM_ENABLE_ARCH_d10v_FALSE@ @rm -f d10v/gencode$(EXEEXT) | |
3129 | @SIM_ENABLE_ARCH_d10v_FALSE@ $(AM_V_CCLD)$(LINK) $(d10v_gencode_OBJECTS) $(d10v_gencode_LDADD) $(LIBS) | |
a389375f | 3130 | |
c0c25232 MF |
3131 | d10v/run$(EXEEXT): $(d10v_run_OBJECTS) $(d10v_run_DEPENDENCIES) $(EXTRA_d10v_run_DEPENDENCIES) d10v/$(am__dirstamp) |
3132 | @rm -f d10v/run$(EXEEXT) | |
3133 | $(AM_V_CCLD)$(LINK) $(d10v_run_OBJECTS) $(d10v_run_LDADD) $(LIBS) | |
c0c25232 MF |
3134 | |
3135 | erc32/run$(EXEEXT): $(erc32_run_OBJECTS) $(erc32_run_DEPENDENCIES) $(EXTRA_erc32_run_DEPENDENCIES) erc32/$(am__dirstamp) | |
3136 | @rm -f erc32/run$(EXEEXT) | |
3137 | $(AM_V_CCLD)$(LINK) $(erc32_run_OBJECTS) $(erc32_run_LDADD) $(LIBS) | |
3138 | erc32/$(DEPDIR)/$(am__dirstamp): | |
3139 | @$(MKDIR_P) erc32/$(DEPDIR) | |
3140 | @: > erc32/$(DEPDIR)/$(am__dirstamp) | |
3141 | erc32/sis.$(OBJEXT): erc32/$(am__dirstamp) \ | |
3142 | erc32/$(DEPDIR)/$(am__dirstamp) | |
3143 | ||
3144 | @SIM_ENABLE_ARCH_erc32_FALSE@erc32/sis$(EXEEXT): $(erc32_sis_OBJECTS) $(erc32_sis_DEPENDENCIES) $(EXTRA_erc32_sis_DEPENDENCIES) erc32/$(am__dirstamp) | |
3145 | @SIM_ENABLE_ARCH_erc32_FALSE@ @rm -f erc32/sis$(EXEEXT) | |
3146 | @SIM_ENABLE_ARCH_erc32_FALSE@ $(AM_V_CCLD)$(LINK) $(erc32_sis_OBJECTS) $(erc32_sis_LDADD) $(LIBS) | |
c0c25232 MF |
3147 | |
3148 | example-synacor/run$(EXEEXT): $(example_synacor_run_OBJECTS) $(example_synacor_run_DEPENDENCIES) $(EXTRA_example_synacor_run_DEPENDENCIES) example-synacor/$(am__dirstamp) | |
3149 | @rm -f example-synacor/run$(EXEEXT) | |
3150 | $(AM_V_CCLD)$(LINK) $(example_synacor_run_OBJECTS) $(example_synacor_run_LDADD) $(LIBS) | |
c0c25232 MF |
3151 | |
3152 | frv/run$(EXEEXT): $(frv_run_OBJECTS) $(frv_run_DEPENDENCIES) $(EXTRA_frv_run_DEPENDENCIES) frv/$(am__dirstamp) | |
3153 | @rm -f frv/run$(EXEEXT) | |
3154 | $(AM_V_CCLD)$(LINK) $(frv_run_OBJECTS) $(frv_run_LDADD) $(LIBS) | |
c0c25232 MF |
3155 | |
3156 | ft32/run$(EXEEXT): $(ft32_run_OBJECTS) $(ft32_run_DEPENDENCIES) $(EXTRA_ft32_run_DEPENDENCIES) ft32/$(am__dirstamp) | |
3157 | @rm -f ft32/run$(EXEEXT) | |
3158 | $(AM_V_CCLD)$(LINK) $(ft32_run_OBJECTS) $(ft32_run_LDADD) $(LIBS) | |
c0c25232 MF |
3159 | |
3160 | h8300/run$(EXEEXT): $(h8300_run_OBJECTS) $(h8300_run_DEPENDENCIES) $(EXTRA_h8300_run_DEPENDENCIES) h8300/$(am__dirstamp) | |
3161 | @rm -f h8300/run$(EXEEXT) | |
3162 | $(AM_V_CCLD)$(LINK) $(h8300_run_OBJECTS) $(h8300_run_LDADD) $(LIBS) | |
3163 | ||
b6b1c790 MF |
3164 | igen/filter$(EXEEXT): $(igen_filter_OBJECTS) $(igen_filter_DEPENDENCIES) $(EXTRA_igen_filter_DEPENDENCIES) igen/$(am__dirstamp) |
3165 | @rm -f igen/filter$(EXEEXT) | |
3166 | $(AM_V_CCLD)$(LINK) $(igen_filter_OBJECTS) $(igen_filter_LDADD) $(LIBS) | |
3167 | ||
3168 | igen/gen$(EXEEXT): $(igen_gen_OBJECTS) $(igen_gen_DEPENDENCIES) $(EXTRA_igen_gen_DEPENDENCIES) igen/$(am__dirstamp) | |
3169 | @rm -f igen/gen$(EXEEXT) | |
3170 | $(AM_V_CCLD)$(LINK) $(igen_gen_OBJECTS) $(igen_gen_LDADD) $(LIBS) | |
3171 | igen/igen.$(OBJEXT): igen/$(am__dirstamp) \ | |
3172 | igen/$(DEPDIR)/$(am__dirstamp) | |
3173 | ||
3174 | @SIM_ENABLE_IGEN_FALSE@igen/igen$(EXEEXT): $(igen_igen_OBJECTS) $(igen_igen_DEPENDENCIES) $(EXTRA_igen_igen_DEPENDENCIES) igen/$(am__dirstamp) | |
3175 | @SIM_ENABLE_IGEN_FALSE@ @rm -f igen/igen$(EXEEXT) | |
3176 | @SIM_ENABLE_IGEN_FALSE@ $(AM_V_CCLD)$(LINK) $(igen_igen_OBJECTS) $(igen_igen_LDADD) $(LIBS) | |
3177 | ||
3178 | igen/ld-cache$(EXEEXT): $(igen_ld_cache_OBJECTS) $(igen_ld_cache_DEPENDENCIES) $(EXTRA_igen_ld_cache_DEPENDENCIES) igen/$(am__dirstamp) | |
3179 | @rm -f igen/ld-cache$(EXEEXT) | |
3180 | $(AM_V_CCLD)$(LINK) $(igen_ld_cache_OBJECTS) $(igen_ld_cache_LDADD) $(LIBS) | |
3181 | ||
3182 | igen/ld-decode$(EXEEXT): $(igen_ld_decode_OBJECTS) $(igen_ld_decode_DEPENDENCIES) $(EXTRA_igen_ld_decode_DEPENDENCIES) igen/$(am__dirstamp) | |
3183 | @rm -f igen/ld-decode$(EXEEXT) | |
3184 | $(AM_V_CCLD)$(LINK) $(igen_ld_decode_OBJECTS) $(igen_ld_decode_LDADD) $(LIBS) | |
3185 | ||
3186 | igen/ld-insn$(EXEEXT): $(igen_ld_insn_OBJECTS) $(igen_ld_insn_DEPENDENCIES) $(EXTRA_igen_ld_insn_DEPENDENCIES) igen/$(am__dirstamp) | |
3187 | @rm -f igen/ld-insn$(EXEEXT) | |
3188 | $(AM_V_CCLD)$(LINK) $(igen_ld_insn_OBJECTS) $(igen_ld_insn_LDADD) $(LIBS) | |
3189 | ||
3190 | igen/table$(EXEEXT): $(igen_table_OBJECTS) $(igen_table_DEPENDENCIES) $(EXTRA_igen_table_DEPENDENCIES) igen/$(am__dirstamp) | |
3191 | @rm -f igen/table$(EXEEXT) | |
3192 | $(AM_V_CCLD)$(LINK) $(igen_table_OBJECTS) $(igen_table_LDADD) $(LIBS) | |
c0c25232 MF |
3193 | |
3194 | iq2000/run$(EXEEXT): $(iq2000_run_OBJECTS) $(iq2000_run_DEPENDENCIES) $(EXTRA_iq2000_run_DEPENDENCIES) iq2000/$(am__dirstamp) | |
3195 | @rm -f iq2000/run$(EXEEXT) | |
3196 | $(AM_V_CCLD)$(LINK) $(iq2000_run_OBJECTS) $(iq2000_run_LDADD) $(LIBS) | |
c0c25232 MF |
3197 | |
3198 | lm32/run$(EXEEXT): $(lm32_run_OBJECTS) $(lm32_run_DEPENDENCIES) $(EXTRA_lm32_run_DEPENDENCIES) lm32/$(am__dirstamp) | |
3199 | @rm -f lm32/run$(EXEEXT) | |
3200 | $(AM_V_CCLD)$(LINK) $(lm32_run_OBJECTS) $(lm32_run_LDADD) $(LIBS) | |
70ab6bdd MF |
3201 | m32c/$(DEPDIR)/$(am__dirstamp): |
3202 | @$(MKDIR_P) m32c/$(DEPDIR) | |
3203 | @: > m32c/$(DEPDIR)/$(am__dirstamp) | |
3204 | m32c/opc2c.$(OBJEXT): m32c/$(am__dirstamp) \ | |
3205 | m32c/$(DEPDIR)/$(am__dirstamp) | |
3206 | ||
3207 | @SIM_ENABLE_ARCH_m32c_FALSE@m32c/opc2c$(EXEEXT): $(m32c_opc2c_OBJECTS) $(m32c_opc2c_DEPENDENCIES) $(EXTRA_m32c_opc2c_DEPENDENCIES) m32c/$(am__dirstamp) | |
3208 | @SIM_ENABLE_ARCH_m32c_FALSE@ @rm -f m32c/opc2c$(EXEEXT) | |
3209 | @SIM_ENABLE_ARCH_m32c_FALSE@ $(AM_V_CCLD)$(LINK) $(m32c_opc2c_OBJECTS) $(m32c_opc2c_LDADD) $(LIBS) | |
c0c25232 MF |
3210 | |
3211 | m32c/run$(EXEEXT): $(m32c_run_OBJECTS) $(m32c_run_DEPENDENCIES) $(EXTRA_m32c_run_DEPENDENCIES) m32c/$(am__dirstamp) | |
3212 | @rm -f m32c/run$(EXEEXT) | |
3213 | $(AM_V_CCLD)$(LINK) $(m32c_run_OBJECTS) $(m32c_run_LDADD) $(LIBS) | |
c0c25232 MF |
3214 | |
3215 | m32r/run$(EXEEXT): $(m32r_run_OBJECTS) $(m32r_run_DEPENDENCIES) $(EXTRA_m32r_run_DEPENDENCIES) m32r/$(am__dirstamp) | |
3216 | @rm -f m32r/run$(EXEEXT) | |
3217 | $(AM_V_CCLD)$(LINK) $(m32r_run_OBJECTS) $(m32r_run_LDADD) $(LIBS) | |
70ab6bdd MF |
3218 | m68hc11/$(DEPDIR)/$(am__dirstamp): |
3219 | @$(MKDIR_P) m68hc11/$(DEPDIR) | |
3220 | @: > m68hc11/$(DEPDIR)/$(am__dirstamp) | |
3221 | m68hc11/gencode.$(OBJEXT): m68hc11/$(am__dirstamp) \ | |
3222 | m68hc11/$(DEPDIR)/$(am__dirstamp) | |
3223 | ||
3224 | @SIM_ENABLE_ARCH_m68hc11_FALSE@m68hc11/gencode$(EXEEXT): $(m68hc11_gencode_OBJECTS) $(m68hc11_gencode_DEPENDENCIES) $(EXTRA_m68hc11_gencode_DEPENDENCIES) m68hc11/$(am__dirstamp) | |
3225 | @SIM_ENABLE_ARCH_m68hc11_FALSE@ @rm -f m68hc11/gencode$(EXEEXT) | |
3226 | @SIM_ENABLE_ARCH_m68hc11_FALSE@ $(AM_V_CCLD)$(LINK) $(m68hc11_gencode_OBJECTS) $(m68hc11_gencode_LDADD) $(LIBS) | |
c0c25232 MF |
3227 | |
3228 | m68hc11/run$(EXEEXT): $(m68hc11_run_OBJECTS) $(m68hc11_run_DEPENDENCIES) $(EXTRA_m68hc11_run_DEPENDENCIES) m68hc11/$(am__dirstamp) | |
3229 | @rm -f m68hc11/run$(EXEEXT) | |
3230 | $(AM_V_CCLD)$(LINK) $(m68hc11_run_OBJECTS) $(m68hc11_run_LDADD) $(LIBS) | |
c0c25232 MF |
3231 | |
3232 | mcore/run$(EXEEXT): $(mcore_run_OBJECTS) $(mcore_run_DEPENDENCIES) $(EXTRA_mcore_run_DEPENDENCIES) mcore/$(am__dirstamp) | |
3233 | @rm -f mcore/run$(EXEEXT) | |
3234 | $(AM_V_CCLD)$(LINK) $(mcore_run_OBJECTS) $(mcore_run_LDADD) $(LIBS) | |
c0c25232 MF |
3235 | |
3236 | microblaze/run$(EXEEXT): $(microblaze_run_OBJECTS) $(microblaze_run_DEPENDENCIES) $(EXTRA_microblaze_run_DEPENDENCIES) microblaze/$(am__dirstamp) | |
3237 | @rm -f microblaze/run$(EXEEXT) | |
3238 | $(AM_V_CCLD)$(LINK) $(microblaze_run_OBJECTS) $(microblaze_run_LDADD) $(LIBS) | |
c0c25232 MF |
3239 | |
3240 | mips/run$(EXEEXT): $(mips_run_OBJECTS) $(mips_run_DEPENDENCIES) $(EXTRA_mips_run_DEPENDENCIES) mips/$(am__dirstamp) | |
3241 | @rm -f mips/run$(EXEEXT) | |
3242 | $(AM_V_CCLD)$(LINK) $(mips_run_OBJECTS) $(mips_run_LDADD) $(LIBS) | |
3243 | mn10300/$(am__dirstamp): | |
3244 | @$(MKDIR_P) mn10300 | |
3245 | @: > mn10300/$(am__dirstamp) | |
3246 | ||
3247 | mn10300/run$(EXEEXT): $(mn10300_run_OBJECTS) $(mn10300_run_DEPENDENCIES) $(EXTRA_mn10300_run_DEPENDENCIES) mn10300/$(am__dirstamp) | |
3248 | @rm -f mn10300/run$(EXEEXT) | |
3249 | $(AM_V_CCLD)$(LINK) $(mn10300_run_OBJECTS) $(mn10300_run_LDADD) $(LIBS) | |
3250 | moxie/$(am__dirstamp): | |
3251 | @$(MKDIR_P) moxie | |
3252 | @: > moxie/$(am__dirstamp) | |
3253 | ||
3254 | moxie/run$(EXEEXT): $(moxie_run_OBJECTS) $(moxie_run_DEPENDENCIES) $(EXTRA_moxie_run_DEPENDENCIES) moxie/$(am__dirstamp) | |
3255 | @rm -f moxie/run$(EXEEXT) | |
3256 | $(AM_V_CCLD)$(LINK) $(moxie_run_OBJECTS) $(moxie_run_LDADD) $(LIBS) | |
3257 | msp430/$(am__dirstamp): | |
3258 | @$(MKDIR_P) msp430 | |
3259 | @: > msp430/$(am__dirstamp) | |
3260 | ||
3261 | msp430/run$(EXEEXT): $(msp430_run_OBJECTS) $(msp430_run_DEPENDENCIES) $(EXTRA_msp430_run_DEPENDENCIES) msp430/$(am__dirstamp) | |
3262 | @rm -f msp430/run$(EXEEXT) | |
3263 | $(AM_V_CCLD)$(LINK) $(msp430_run_OBJECTS) $(msp430_run_LDADD) $(LIBS) | |
3264 | or1k/$(am__dirstamp): | |
3265 | @$(MKDIR_P) or1k | |
3266 | @: > or1k/$(am__dirstamp) | |
3267 | ||
3268 | or1k/run$(EXEEXT): $(or1k_run_OBJECTS) $(or1k_run_DEPENDENCIES) $(EXTRA_or1k_run_DEPENDENCIES) or1k/$(am__dirstamp) | |
3269 | @rm -f or1k/run$(EXEEXT) | |
3270 | $(AM_V_CCLD)$(LINK) $(or1k_run_OBJECTS) $(or1k_run_LDADD) $(LIBS) | |
3271 | ppc/$(am__dirstamp): | |
3272 | @$(MKDIR_P) ppc | |
3273 | @: > ppc/$(am__dirstamp) | |
3274 | ppc/$(DEPDIR)/$(am__dirstamp): | |
3275 | @$(MKDIR_P) ppc/$(DEPDIR) | |
3276 | @: > ppc/$(DEPDIR)/$(am__dirstamp) | |
3277 | ppc/psim.$(OBJEXT): ppc/$(am__dirstamp) ppc/$(DEPDIR)/$(am__dirstamp) | |
3278 | ||
3279 | @SIM_ENABLE_ARCH_ppc_FALSE@ppc/psim$(EXEEXT): $(ppc_psim_OBJECTS) $(ppc_psim_DEPENDENCIES) $(EXTRA_ppc_psim_DEPENDENCIES) ppc/$(am__dirstamp) | |
3280 | @SIM_ENABLE_ARCH_ppc_FALSE@ @rm -f ppc/psim$(EXEEXT) | |
3281 | @SIM_ENABLE_ARCH_ppc_FALSE@ $(AM_V_CCLD)$(LINK) $(ppc_psim_OBJECTS) $(ppc_psim_LDADD) $(LIBS) | |
3282 | ||
3283 | ppc/run$(EXEEXT): $(ppc_run_OBJECTS) $(ppc_run_DEPENDENCIES) $(EXTRA_ppc_run_DEPENDENCIES) ppc/$(am__dirstamp) | |
3284 | @rm -f ppc/run$(EXEEXT) | |
3285 | $(AM_V_CCLD)$(LINK) $(ppc_run_OBJECTS) $(ppc_run_LDADD) $(LIBS) | |
3286 | pru/$(am__dirstamp): | |
3287 | @$(MKDIR_P) pru | |
3288 | @: > pru/$(am__dirstamp) | |
3289 | ||
3290 | pru/run$(EXEEXT): $(pru_run_OBJECTS) $(pru_run_DEPENDENCIES) $(EXTRA_pru_run_DEPENDENCIES) pru/$(am__dirstamp) | |
3291 | @rm -f pru/run$(EXEEXT) | |
3292 | $(AM_V_CCLD)$(LINK) $(pru_run_OBJECTS) $(pru_run_LDADD) $(LIBS) | |
3293 | riscv/$(am__dirstamp): | |
3294 | @$(MKDIR_P) riscv | |
3295 | @: > riscv/$(am__dirstamp) | |
3296 | ||
3297 | riscv/run$(EXEEXT): $(riscv_run_OBJECTS) $(riscv_run_DEPENDENCIES) $(EXTRA_riscv_run_DEPENDENCIES) riscv/$(am__dirstamp) | |
3298 | @rm -f riscv/run$(EXEEXT) | |
3299 | $(AM_V_CCLD)$(LINK) $(riscv_run_OBJECTS) $(riscv_run_LDADD) $(LIBS) | |
3300 | rl78/$(am__dirstamp): | |
3301 | @$(MKDIR_P) rl78 | |
3302 | @: > rl78/$(am__dirstamp) | |
3303 | ||
3304 | rl78/run$(EXEEXT): $(rl78_run_OBJECTS) $(rl78_run_DEPENDENCIES) $(EXTRA_rl78_run_DEPENDENCIES) rl78/$(am__dirstamp) | |
3305 | @rm -f rl78/run$(EXEEXT) | |
3306 | $(AM_V_CCLD)$(LINK) $(rl78_run_OBJECTS) $(rl78_run_LDADD) $(LIBS) | |
3307 | rx/$(am__dirstamp): | |
3308 | @$(MKDIR_P) rx | |
3309 | @: > rx/$(am__dirstamp) | |
3310 | ||
3311 | rx/run$(EXEEXT): $(rx_run_OBJECTS) $(rx_run_DEPENDENCIES) $(EXTRA_rx_run_DEPENDENCIES) rx/$(am__dirstamp) | |
3312 | @rm -f rx/run$(EXEEXT) | |
3313 | $(AM_V_CCLD)$(LINK) $(rx_run_OBJECTS) $(rx_run_LDADD) $(LIBS) | |
70ab6bdd MF |
3314 | sh/$(am__dirstamp): |
3315 | @$(MKDIR_P) sh | |
3316 | @: > sh/$(am__dirstamp) | |
3317 | sh/$(DEPDIR)/$(am__dirstamp): | |
3318 | @$(MKDIR_P) sh/$(DEPDIR) | |
3319 | @: > sh/$(DEPDIR)/$(am__dirstamp) | |
3320 | sh/gencode.$(OBJEXT): sh/$(am__dirstamp) sh/$(DEPDIR)/$(am__dirstamp) | |
3321 | ||
3322 | @SIM_ENABLE_ARCH_sh_FALSE@sh/gencode$(EXEEXT): $(sh_gencode_OBJECTS) $(sh_gencode_DEPENDENCIES) $(EXTRA_sh_gencode_DEPENDENCIES) sh/$(am__dirstamp) | |
3323 | @SIM_ENABLE_ARCH_sh_FALSE@ @rm -f sh/gencode$(EXEEXT) | |
3324 | @SIM_ENABLE_ARCH_sh_FALSE@ $(AM_V_CCLD)$(LINK) $(sh_gencode_OBJECTS) $(sh_gencode_LDADD) $(LIBS) | |
c0c25232 MF |
3325 | |
3326 | sh/run$(EXEEXT): $(sh_run_OBJECTS) $(sh_run_DEPENDENCIES) $(EXTRA_sh_run_DEPENDENCIES) sh/$(am__dirstamp) | |
3327 | @rm -f sh/run$(EXEEXT) | |
3328 | $(AM_V_CCLD)$(LINK) $(sh_run_OBJECTS) $(sh_run_LDADD) $(LIBS) | |
a389375f MF |
3329 | testsuite/common/$(am__dirstamp): |
3330 | @$(MKDIR_P) testsuite/common | |
3331 | @: > testsuite/common/$(am__dirstamp) | |
3332 | testsuite/common/$(DEPDIR)/$(am__dirstamp): | |
3333 | @$(MKDIR_P) testsuite/common/$(DEPDIR) | |
3334 | @: > testsuite/common/$(DEPDIR)/$(am__dirstamp) | |
3335 | testsuite/common/alu-tst.$(OBJEXT): testsuite/common/$(am__dirstamp) \ | |
3336 | testsuite/common/$(DEPDIR)/$(am__dirstamp) | |
3337 | testsuite/common/bits-gen.$(OBJEXT): testsuite/common/$(am__dirstamp) \ | |
3338 | testsuite/common/$(DEPDIR)/$(am__dirstamp) | |
3339 | testsuite/common/bits32m0.$(OBJEXT): testsuite/common/$(am__dirstamp) \ | |
3340 | testsuite/common/$(DEPDIR)/$(am__dirstamp) | |
3341 | testsuite/common/bits32m31.$(OBJEXT): \ | |
3342 | testsuite/common/$(am__dirstamp) \ | |
3343 | testsuite/common/$(DEPDIR)/$(am__dirstamp) | |
3344 | testsuite/common/bits64m0.$(OBJEXT): testsuite/common/$(am__dirstamp) \ | |
3345 | testsuite/common/$(DEPDIR)/$(am__dirstamp) | |
3346 | testsuite/common/bits64m63.$(OBJEXT): \ | |
3347 | testsuite/common/$(am__dirstamp) \ | |
3348 | testsuite/common/$(DEPDIR)/$(am__dirstamp) | |
3349 | testsuite/common/fpu-tst.$(OBJEXT): testsuite/common/$(am__dirstamp) \ | |
3350 | testsuite/common/$(DEPDIR)/$(am__dirstamp) | |
c0c25232 MF |
3351 | v850/$(am__dirstamp): |
3352 | @$(MKDIR_P) v850 | |
3353 | @: > v850/$(am__dirstamp) | |
3354 | ||
3355 | v850/run$(EXEEXT): $(v850_run_OBJECTS) $(v850_run_DEPENDENCIES) $(EXTRA_v850_run_DEPENDENCIES) v850/$(am__dirstamp) | |
3356 | @rm -f v850/run$(EXEEXT) | |
3357 | $(AM_V_CCLD)$(LINK) $(v850_run_OBJECTS) $(v850_run_LDADD) $(LIBS) | |
b6b1c790 MF |
3358 | |
3359 | mostlyclean-compile: | |
3360 | -rm -f *.$(OBJEXT) | |
5bea0c32 | 3361 | -rm -f common/*.$(OBJEXT) |
70ab6bdd | 3362 | -rm -f cr16/*.$(OBJEXT) |
cb9bdc02 | 3363 | -rm -f cris/*.$(OBJEXT) |
70ab6bdd | 3364 | -rm -f d10v/*.$(OBJEXT) |
c0c25232 | 3365 | -rm -f erc32/*.$(OBJEXT) |
b6b1c790 | 3366 | -rm -f igen/*.$(OBJEXT) |
70ab6bdd MF |
3367 | -rm -f m32c/*.$(OBJEXT) |
3368 | -rm -f m68hc11/*.$(OBJEXT) | |
c0c25232 | 3369 | -rm -f ppc/*.$(OBJEXT) |
70ab6bdd | 3370 | -rm -f sh/*.$(OBJEXT) |
a389375f | 3371 | -rm -f testsuite/common/*.$(OBJEXT) |
b6b1c790 MF |
3372 | |
3373 | distclean-compile: | |
3374 | -rm -f *.tab.c | |
3375 | ||
a1af8f40 MF |
3376 | @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/callback.Po@am__quote@ |
3377 | @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/portability.Po@am__quote@ | |
3378 | @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/sim-load.Po@am__quote@ | |
3379 | @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/syscall.Po@am__quote@ | |
3380 | @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/target-newlib-errno.Po@am__quote@ | |
3381 | @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/target-newlib-open.Po@am__quote@ | |
3382 | @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/target-newlib-signal.Po@am__quote@ | |
3383 | @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/target-newlib-syscall.Po@am__quote@ | |
3384 | @AMDEP_TRUE@@am__include@ @am__quote@common/$(DEPDIR)/version.Po@am__quote@ | |
70ab6bdd | 3385 | @AMDEP_TRUE@@am__include@ @am__quote@cr16/$(DEPDIR)/gencode.Po@am__quote@ |
cb9bdc02 | 3386 | @AMDEP_TRUE@@am__include@ @am__quote@cris/$(DEPDIR)/rvdummy.Po@am__quote@ |
70ab6bdd | 3387 | @AMDEP_TRUE@@am__include@ @am__quote@d10v/$(DEPDIR)/gencode.Po@am__quote@ |
c0c25232 | 3388 | @AMDEP_TRUE@@am__include@ @am__quote@erc32/$(DEPDIR)/sis.Po@am__quote@ |
b6b1c790 MF |
3389 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/filter.Po@am__quote@ |
3390 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/filter_host.Po@am__quote@ | |
3391 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-engine.Po@am__quote@ | |
3392 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-icache.Po@am__quote@ | |
3393 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-idecode.Po@am__quote@ | |
3394 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-itable.Po@am__quote@ | |
3395 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-model.Po@am__quote@ | |
3396 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-semantics.Po@am__quote@ | |
3397 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen-support.Po@am__quote@ | |
3398 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/gen.Po@am__quote@ | |
3399 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/igen.Po@am__quote@ | |
3400 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/ld-cache.Po@am__quote@ | |
3401 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/ld-decode.Po@am__quote@ | |
3402 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/ld-insn.Po@am__quote@ | |
3403 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/lf.Po@am__quote@ | |
3404 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/misc.Po@am__quote@ | |
3405 | @AMDEP_TRUE@@am__include@ @am__quote@igen/$(DEPDIR)/table.Po@am__quote@ | |
70ab6bdd MF |
3406 | @AMDEP_TRUE@@am__include@ @am__quote@m32c/$(DEPDIR)/opc2c.Po@am__quote@ |
3407 | @AMDEP_TRUE@@am__include@ @am__quote@m68hc11/$(DEPDIR)/gencode.Po@am__quote@ | |
c0c25232 | 3408 | @AMDEP_TRUE@@am__include@ @am__quote@ppc/$(DEPDIR)/psim.Po@am__quote@ |
70ab6bdd | 3409 | @AMDEP_TRUE@@am__include@ @am__quote@sh/$(DEPDIR)/gencode.Po@am__quote@ |
a389375f MF |
3410 | @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/alu-tst.Po@am__quote@ |
3411 | @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/bits-gen.Po@am__quote@ | |
3412 | @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/bits32m0.Po@am__quote@ | |
3413 | @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/bits32m31.Po@am__quote@ | |
3414 | @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/bits64m0.Po@am__quote@ | |
3415 | @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/bits64m63.Po@am__quote@ | |
3416 | @AMDEP_TRUE@@am__include@ @am__quote@testsuite/common/$(DEPDIR)/fpu-tst.Po@am__quote@ | |
b6b1c790 MF |
3417 | |
3418 | .c.o: | |
3419 | @am__fastdepCC_TRUE@ $(AM_V_CC)depbase=`echo $@ | sed 's|[^/]*$$|$(DEPDIR)/&|;s|\.o$$||'`;\ | |
3420 | @am__fastdepCC_TRUE@ $(COMPILE) -MT $@ -MD -MP -MF $$depbase.Tpo -c -o $@ $< &&\ | |
3421 | @am__fastdepCC_TRUE@ $(am__mv) $$depbase.Tpo $$depbase.Po | |
3422 | @AMDEP_TRUE@@am__fastdepCC_FALSE@ $(AM_V_CC)source='$<' object='$@' libtool=no @AMDEPBACKSLASH@ | |
3423 | @AMDEP_TRUE@@am__fastdepCC_FALSE@ DEPDIR=$(DEPDIR) $(CCDEPMODE) $(depcomp) @AMDEPBACKSLASH@ | |
3424 | @am__fastdepCC_FALSE@ $(AM_V_CC@am__nodep@)$(COMPILE) -c -o $@ $< | |
3425 | ||
3426 | .c.obj: | |
3427 | @am__fastdepCC_TRUE@ $(AM_V_CC)depbase=`echo $@ | sed 's|[^/]*$$|$(DEPDIR)/&|;s|\.obj$$||'`;\ | |
3428 | @am__fastdepCC_TRUE@ $(COMPILE) -MT $@ -MD -MP -MF $$depbase.Tpo -c -o $@ `$(CYGPATH_W) '$<'` &&\ | |
3429 | @am__fastdepCC_TRUE@ $(am__mv) $$depbase.Tpo $$depbase.Po | |
3430 | @AMDEP_TRUE@@am__fastdepCC_FALSE@ $(AM_V_CC)source='$<' object='$@' libtool=no @AMDEPBACKSLASH@ | |
3431 | @AMDEP_TRUE@@am__fastdepCC_FALSE@ DEPDIR=$(DEPDIR) $(CCDEPMODE) $(depcomp) @AMDEPBACKSLASH@ | |
3432 | @am__fastdepCC_FALSE@ $(AM_V_CC@am__nodep@)$(COMPILE) -c -o $@ `$(CYGPATH_W) '$<'` | |
dd8e16ea | 3433 | |
b5689863 MF |
3434 | .c.lo: |
3435 | @am__fastdepCC_TRUE@ $(AM_V_CC)depbase=`echo $@ | sed 's|[^/]*$$|$(DEPDIR)/&|;s|\.lo$$||'`;\ | |
3436 | @am__fastdepCC_TRUE@ $(LTCOMPILE) -MT $@ -MD -MP -MF $$depbase.Tpo -c -o $@ $< &&\ | |
3437 | @am__fastdepCC_TRUE@ $(am__mv) $$depbase.Tpo $$depbase.Plo | |
3438 | @AMDEP_TRUE@@am__fastdepCC_FALSE@ $(AM_V_CC)source='$<' object='$@' libtool=yes @AMDEPBACKSLASH@ | |
3439 | @AMDEP_TRUE@@am__fastdepCC_FALSE@ DEPDIR=$(DEPDIR) $(CCDEPMODE) $(depcomp) @AMDEPBACKSLASH@ | |
3440 | @am__fastdepCC_FALSE@ $(AM_V_CC@am__nodep@)$(LTCOMPILE) -c -o $@ $< | |
3441 | ||
b5689863 MF |
3442 | mostlyclean-libtool: |
3443 | -rm -f *.lo | |
3444 | ||
3445 | clean-libtool: | |
3446 | -rm -rf .libs _libs | |
c0c25232 MF |
3447 | -rm -rf aarch64/.libs aarch64/_libs |
3448 | -rm -rf arm/.libs arm/_libs | |
3449 | -rm -rf avr/.libs avr/_libs | |
3450 | -rm -rf bfin/.libs bfin/_libs | |
3451 | -rm -rf bpf/.libs bpf/_libs | |
70ab6bdd | 3452 | -rm -rf cr16/.libs cr16/_libs |
cb9bdc02 | 3453 | -rm -rf cris/.libs cris/_libs |
70ab6bdd | 3454 | -rm -rf d10v/.libs d10v/_libs |
c0c25232 MF |
3455 | -rm -rf erc32/.libs erc32/_libs |
3456 | -rm -rf example-synacor/.libs example-synacor/_libs | |
3457 | -rm -rf frv/.libs frv/_libs | |
3458 | -rm -rf ft32/.libs ft32/_libs | |
3459 | -rm -rf h8300/.libs h8300/_libs | |
b5689863 | 3460 | -rm -rf igen/.libs igen/_libs |
c0c25232 MF |
3461 | -rm -rf iq2000/.libs iq2000/_libs |
3462 | -rm -rf lm32/.libs lm32/_libs | |
70ab6bdd | 3463 | -rm -rf m32c/.libs m32c/_libs |
c0c25232 | 3464 | -rm -rf m32r/.libs m32r/_libs |
70ab6bdd | 3465 | -rm -rf m68hc11/.libs m68hc11/_libs |
c0c25232 MF |
3466 | -rm -rf mcore/.libs mcore/_libs |
3467 | -rm -rf microblaze/.libs microblaze/_libs | |
3468 | -rm -rf mips/.libs mips/_libs | |
3469 | -rm -rf mn10300/.libs mn10300/_libs | |
3470 | -rm -rf moxie/.libs moxie/_libs | |
3471 | -rm -rf msp430/.libs msp430/_libs | |
3472 | -rm -rf or1k/.libs or1k/_libs | |
3473 | -rm -rf ppc/.libs ppc/_libs | |
3474 | -rm -rf pru/.libs pru/_libs | |
3475 | -rm -rf riscv/.libs riscv/_libs | |
3476 | -rm -rf rl78/.libs rl78/_libs | |
3477 | -rm -rf rx/.libs rx/_libs | |
70ab6bdd | 3478 | -rm -rf sh/.libs sh/_libs |
b5689863 | 3479 | -rm -rf testsuite/common/.libs testsuite/common/_libs |
c0c25232 | 3480 | -rm -rf v850/.libs v850/_libs |
b5689863 MF |
3481 | |
3482 | distclean-libtool: | |
3483 | -rm -f libtool config.lt | |
ed939535 MF |
3484 | install-armdocDATA: $(armdoc_DATA) |
3485 | @$(NORMAL_INSTALL) | |
3486 | @list='$(armdoc_DATA)'; test -n "$(armdocdir)" || list=; \ | |
3487 | if test -n "$$list"; then \ | |
3488 | echo " $(MKDIR_P) '$(DESTDIR)$(armdocdir)'"; \ | |
3489 | $(MKDIR_P) "$(DESTDIR)$(armdocdir)" || exit 1; \ | |
3490 | fi; \ | |
3491 | for p in $$list; do \ | |
3492 | if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \ | |
3493 | echo "$$d$$p"; \ | |
3494 | done | $(am__base_list) | \ | |
3495 | while read files; do \ | |
3496 | echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(armdocdir)'"; \ | |
3497 | $(INSTALL_DATA) $$files "$(DESTDIR)$(armdocdir)" || exit $$?; \ | |
3498 | done | |
3499 | ||
3500 | uninstall-armdocDATA: | |
3501 | @$(NORMAL_UNINSTALL) | |
3502 | @list='$(armdoc_DATA)'; test -n "$(armdocdir)" || list=; \ | |
3503 | files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \ | |
3504 | dir='$(DESTDIR)$(armdocdir)'; $(am__uninstall_files_from_dir) | |
94f5dfed MF |
3505 | install-dtbDATA: $(dtb_DATA) |
3506 | @$(NORMAL_INSTALL) | |
3507 | @list='$(dtb_DATA)'; test -n "$(dtbdir)" || list=; \ | |
3508 | if test -n "$$list"; then \ | |
3509 | echo " $(MKDIR_P) '$(DESTDIR)$(dtbdir)'"; \ | |
3510 | $(MKDIR_P) "$(DESTDIR)$(dtbdir)" || exit 1; \ | |
3511 | fi; \ | |
3512 | for p in $$list; do \ | |
3513 | if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \ | |
3514 | echo "$$d$$p"; \ | |
3515 | done | $(am__base_list) | \ | |
3516 | while read files; do \ | |
3517 | echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(dtbdir)'"; \ | |
3518 | $(INSTALL_DATA) $$files "$(DESTDIR)$(dtbdir)" || exit $$?; \ | |
3519 | done | |
3520 | ||
3521 | uninstall-dtbDATA: | |
3522 | @$(NORMAL_UNINSTALL) | |
3523 | @list='$(dtb_DATA)'; test -n "$(dtbdir)" || list=; \ | |
3524 | files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \ | |
3525 | dir='$(DESTDIR)$(dtbdir)'; $(am__uninstall_files_from_dir) | |
ed939535 MF |
3526 | install-erc32docDATA: $(erc32doc_DATA) |
3527 | @$(NORMAL_INSTALL) | |
3528 | @list='$(erc32doc_DATA)'; test -n "$(erc32docdir)" || list=; \ | |
3529 | if test -n "$$list"; then \ | |
3530 | echo " $(MKDIR_P) '$(DESTDIR)$(erc32docdir)'"; \ | |
3531 | $(MKDIR_P) "$(DESTDIR)$(erc32docdir)" || exit 1; \ | |
3532 | fi; \ | |
3533 | for p in $$list; do \ | |
3534 | if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \ | |
3535 | echo "$$d$$p"; \ | |
3536 | done | $(am__base_list) | \ | |
3537 | while read files; do \ | |
3538 | echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(erc32docdir)'"; \ | |
3539 | $(INSTALL_DATA) $$files "$(DESTDIR)$(erc32docdir)" || exit $$?; \ | |
3540 | done | |
3541 | ||
3542 | uninstall-erc32docDATA: | |
3543 | @$(NORMAL_UNINSTALL) | |
3544 | @list='$(erc32doc_DATA)'; test -n "$(erc32docdir)" || list=; \ | |
3545 | files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \ | |
3546 | dir='$(DESTDIR)$(erc32docdir)'; $(am__uninstall_files_from_dir) | |
3547 | install-frvdocDATA: $(frvdoc_DATA) | |
3548 | @$(NORMAL_INSTALL) | |
3549 | @list='$(frvdoc_DATA)'; test -n "$(frvdocdir)" || list=; \ | |
3550 | if test -n "$$list"; then \ | |
3551 | echo " $(MKDIR_P) '$(DESTDIR)$(frvdocdir)'"; \ | |
3552 | $(MKDIR_P) "$(DESTDIR)$(frvdocdir)" || exit 1; \ | |
3553 | fi; \ | |
3554 | for p in $$list; do \ | |
3555 | if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \ | |
3556 | echo "$$d$$p"; \ | |
3557 | done | $(am__base_list) | \ | |
3558 | while read files; do \ | |
3559 | echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(frvdocdir)'"; \ | |
3560 | $(INSTALL_DATA) $$files "$(DESTDIR)$(frvdocdir)" || exit $$?; \ | |
3561 | done | |
3562 | ||
3563 | uninstall-frvdocDATA: | |
3564 | @$(NORMAL_UNINSTALL) | |
3565 | @list='$(frvdoc_DATA)'; test -n "$(frvdocdir)" || list=; \ | |
3566 | files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \ | |
3567 | dir='$(DESTDIR)$(frvdocdir)'; $(am__uninstall_files_from_dir) | |
3568 | install-or1kdocDATA: $(or1kdoc_DATA) | |
3569 | @$(NORMAL_INSTALL) | |
3570 | @list='$(or1kdoc_DATA)'; test -n "$(or1kdocdir)" || list=; \ | |
3571 | if test -n "$$list"; then \ | |
3572 | echo " $(MKDIR_P) '$(DESTDIR)$(or1kdocdir)'"; \ | |
3573 | $(MKDIR_P) "$(DESTDIR)$(or1kdocdir)" || exit 1; \ | |
3574 | fi; \ | |
3575 | for p in $$list; do \ | |
3576 | if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \ | |
3577 | echo "$$d$$p"; \ | |
3578 | done | $(am__base_list) | \ | |
3579 | while read files; do \ | |
3580 | echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(or1kdocdir)'"; \ | |
3581 | $(INSTALL_DATA) $$files "$(DESTDIR)$(or1kdocdir)" || exit $$?; \ | |
3582 | done | |
3583 | ||
3584 | uninstall-or1kdocDATA: | |
3585 | @$(NORMAL_UNINSTALL) | |
3586 | @list='$(or1kdoc_DATA)'; test -n "$(or1kdocdir)" || list=; \ | |
3587 | files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \ | |
3588 | dir='$(DESTDIR)$(or1kdocdir)'; $(am__uninstall_files_from_dir) | |
3589 | install-ppcdocDATA: $(ppcdoc_DATA) | |
3590 | @$(NORMAL_INSTALL) | |
3591 | @list='$(ppcdoc_DATA)'; test -n "$(ppcdocdir)" || list=; \ | |
3592 | if test -n "$$list"; then \ | |
3593 | echo " $(MKDIR_P) '$(DESTDIR)$(ppcdocdir)'"; \ | |
3594 | $(MKDIR_P) "$(DESTDIR)$(ppcdocdir)" || exit 1; \ | |
3595 | fi; \ | |
3596 | for p in $$list; do \ | |
3597 | if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \ | |
3598 | echo "$$d$$p"; \ | |
3599 | done | $(am__base_list) | \ | |
3600 | while read files; do \ | |
3601 | echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(ppcdocdir)'"; \ | |
3602 | $(INSTALL_DATA) $$files "$(DESTDIR)$(ppcdocdir)" || exit $$?; \ | |
3603 | done | |
3604 | ||
3605 | uninstall-ppcdocDATA: | |
3606 | @$(NORMAL_UNINSTALL) | |
3607 | @list='$(ppcdoc_DATA)'; test -n "$(ppcdocdir)" || list=; \ | |
3608 | files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \ | |
3609 | dir='$(DESTDIR)$(ppcdocdir)'; $(am__uninstall_files_from_dir) | |
3610 | install-rxdocDATA: $(rxdoc_DATA) | |
3611 | @$(NORMAL_INSTALL) | |
3612 | @list='$(rxdoc_DATA)'; test -n "$(rxdocdir)" || list=; \ | |
3613 | if test -n "$$list"; then \ | |
3614 | echo " $(MKDIR_P) '$(DESTDIR)$(rxdocdir)'"; \ | |
3615 | $(MKDIR_P) "$(DESTDIR)$(rxdocdir)" || exit 1; \ | |
3616 | fi; \ | |
3617 | for p in $$list; do \ | |
3618 | if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \ | |
3619 | echo "$$d$$p"; \ | |
3620 | done | $(am__base_list) | \ | |
3621 | while read files; do \ | |
3622 | echo " $(INSTALL_DATA) $$files '$(DESTDIR)$(rxdocdir)'"; \ | |
3623 | $(INSTALL_DATA) $$files "$(DESTDIR)$(rxdocdir)" || exit $$?; \ | |
3624 | done | |
3625 | ||
3626 | uninstall-rxdocDATA: | |
3627 | @$(NORMAL_UNINSTALL) | |
3628 | @list='$(rxdoc_DATA)'; test -n "$(rxdocdir)" || list=; \ | |
3629 | files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \ | |
3630 | dir='$(DESTDIR)$(rxdocdir)'; $(am__uninstall_files_from_dir) | |
92bc001e MF |
3631 | install-pkgincludeHEADERS: $(pkginclude_HEADERS) |
3632 | @$(NORMAL_INSTALL) | |
3633 | @list='$(pkginclude_HEADERS)'; test -n "$(pkgincludedir)" || list=; \ | |
3634 | if test -n "$$list"; then \ | |
3635 | echo " $(MKDIR_P) '$(DESTDIR)$(pkgincludedir)'"; \ | |
3636 | $(MKDIR_P) "$(DESTDIR)$(pkgincludedir)" || exit 1; \ | |
3637 | fi; \ | |
3638 | for p in $$list; do \ | |
3639 | if test -f "$$p"; then d=; else d="$(srcdir)/"; fi; \ | |
3640 | echo "$$d$$p"; \ | |
3641 | done | $(am__base_list) | \ | |
3642 | while read files; do \ | |
3643 | echo " $(INSTALL_HEADER) $$files '$(DESTDIR)$(pkgincludedir)'"; \ | |
3644 | $(INSTALL_HEADER) $$files "$(DESTDIR)$(pkgincludedir)" || exit $$?; \ | |
3645 | done | |
3646 | ||
3647 | uninstall-pkgincludeHEADERS: | |
3648 | @$(NORMAL_UNINSTALL) | |
3649 | @list='$(pkginclude_HEADERS)'; test -n "$(pkgincludedir)" || list=; \ | |
3650 | files=`for p in $$list; do echo $$p; done | sed -e 's|^.*/||'`; \ | |
3651 | dir='$(DESTDIR)$(pkgincludedir)'; $(am__uninstall_files_from_dir) | |
b6b1c790 | 3652 | |
6bddc3e8 MF |
3653 | # This directory's subdirectories are mostly independent; you can cd |
3654 | # into them and run 'make' without going through this Makefile. | |
3655 | # To change the values of 'make' variables: instead of editing Makefiles, | |
3656 | # (1) if the variable is set in 'config.status', edit 'config.status' | |
3657 | # (which will cause the Makefiles to be regenerated when you run 'make'); | |
3658 | # (2) otherwise, pass the desired values on the 'make' command line. | |
3659 | $(am__recursive_targets): | |
3660 | @fail=; \ | |
3661 | if $(am__make_keepgoing); then \ | |
3662 | failcom='fail=yes'; \ | |
3663 | else \ | |
3664 | failcom='exit 1'; \ | |
3665 | fi; \ | |
3666 | dot_seen=no; \ | |
3667 | target=`echo $@ | sed s/-recursive//`; \ | |
3668 | case "$@" in \ | |
3669 | distclean-* | maintainer-clean-*) list='$(DIST_SUBDIRS)' ;; \ | |
3670 | *) list='$(SUBDIRS)' ;; \ | |
3671 | esac; \ | |
3672 | for subdir in $$list; do \ | |
3673 | echo "Making $$target in $$subdir"; \ | |
3674 | if test "$$subdir" = "."; then \ | |
3675 | dot_seen=yes; \ | |
3676 | local_target="$$target-am"; \ | |
3677 | else \ | |
3678 | local_target="$$target"; \ | |
3679 | fi; \ | |
3680 | ($(am__cd) $$subdir && $(MAKE) $(AM_MAKEFLAGS) $$local_target) \ | |
3681 | || eval $$failcom; \ | |
3682 | done; \ | |
3683 | if test "$$dot_seen" = "no"; then \ | |
3684 | $(MAKE) $(AM_MAKEFLAGS) "$$target-am" || exit 1; \ | |
3685 | fi; test -z "$$fail" | |
3686 | ||
3687 | ID: $(am__tagged_files) | |
3688 | $(am__define_uniq_tagged_files); mkid -fID $$unique | |
3689 | tags: tags-recursive | |
3690 | TAGS: tags | |
3691 | ||
3692 | tags-am: $(TAGS_DEPENDENCIES) $(am__tagged_files) | |
3693 | set x; \ | |
3694 | here=`pwd`; \ | |
3695 | if ($(ETAGS) --etags-include --version) >/dev/null 2>&1; then \ | |
3696 | include_option=--etags-include; \ | |
3697 | empty_fix=.; \ | |
3698 | else \ | |
3699 | include_option=--include; \ | |
3700 | empty_fix=; \ | |
3701 | fi; \ | |
3702 | list='$(SUBDIRS)'; for subdir in $$list; do \ | |
3703 | if test "$$subdir" = .; then :; else \ | |
3704 | test ! -f $$subdir/TAGS || \ | |
3705 | set "$$@" "$$include_option=$$here/$$subdir/TAGS"; \ | |
3706 | fi; \ | |
3707 | done; \ | |
3708 | $(am__define_uniq_tagged_files); \ | |
3709 | shift; \ | |
3710 | if test -z "$(ETAGS_ARGS)$$*$$unique"; then :; else \ | |
3711 | test -n "$$unique" || unique=$$empty_fix; \ | |
3712 | if test $$# -gt 0; then \ | |
3713 | $(ETAGS) $(ETAGSFLAGS) $(AM_ETAGSFLAGS) $(ETAGS_ARGS) \ | |
3714 | "$$@" $$unique; \ | |
3715 | else \ | |
3716 | $(ETAGS) $(ETAGSFLAGS) $(AM_ETAGSFLAGS) $(ETAGS_ARGS) \ | |
3717 | $$unique; \ | |
3718 | fi; \ | |
3719 | fi | |
3720 | ctags: ctags-recursive | |
3721 | ||
3722 | CTAGS: ctags | |
3723 | ctags-am: $(TAGS_DEPENDENCIES) $(am__tagged_files) | |
3724 | $(am__define_uniq_tagged_files); \ | |
3725 | test -z "$(CTAGS_ARGS)$$unique" \ | |
3726 | || $(CTAGS) $(CTAGSFLAGS) $(AM_CTAGSFLAGS) $(CTAGS_ARGS) \ | |
3727 | $$unique | |
3728 | ||
3729 | GTAGS: | |
3730 | here=`$(am__cd) $(top_builddir) && pwd` \ | |
3731 | && $(am__cd) $(top_srcdir) \ | |
3732 | && gtags -i $(GTAGS_ARGS) "$$here" | |
3733 | cscope: cscope.files | |
3734 | test ! -s cscope.files \ | |
3735 | || $(CSCOPE) -b -q $(AM_CSCOPEFLAGS) $(CSCOPEFLAGS) -i cscope.files $(CSCOPE_ARGS) | |
3736 | clean-cscope: | |
3737 | -rm -f cscope.files | |
3738 | cscope.files: clean-cscope cscopelist | |
3739 | cscopelist: cscopelist-recursive | |
3740 | ||
3741 | cscopelist-am: $(am__tagged_files) | |
3742 | list='$(am__tagged_files)'; \ | |
3743 | case "$(srcdir)" in \ | |
3744 | [\\/]* | ?:[\\/]*) sdir="$(srcdir)" ;; \ | |
3745 | *) sdir=$(subdir)/$(srcdir) ;; \ | |
3746 | esac; \ | |
3747 | for i in $$list; do \ | |
3748 | if test -f "$$i"; then \ | |
3749 | echo "$(subdir)/$$i"; \ | |
3750 | else \ | |
3751 | echo "$$sdir/$$i"; \ | |
3752 | fi; \ | |
3753 | done >> $(top_builddir)/cscope.files | |
3754 | ||
3755 | distclean-tags: | |
3756 | -rm -f TAGS ID GTAGS GRTAGS GSYMS GPATH tags | |
3757 | -rm -f cscope.out cscope.in.out cscope.po.out cscope.files | |
6c57b87f MF |
3758 | site.exp: Makefile $(EXTRA_DEJAGNU_SITE_CONFIG) |
3759 | @echo 'Making a new site.exp file ...' | |
3760 | @echo '## these variables are automatically generated by make ##' >site.tmp | |
3761 | @echo '# Do not edit here. If you wish to override these values' >>site.tmp | |
3762 | @echo '# edit the last section' >>site.tmp | |
3763 | @echo 'set srcdir "$(srcdir)"' >>site.tmp | |
3764 | @echo "set objdir `pwd`" >>site.tmp | |
3765 | @echo 'set build_alias "$(build_alias)"' >>site.tmp | |
3766 | @echo 'set build_triplet $(build_triplet)' >>site.tmp | |
3767 | @echo 'set host_alias "$(host_alias)"' >>site.tmp | |
3768 | @echo 'set host_triplet $(host_triplet)' >>site.tmp | |
3769 | @echo 'set target_alias "$(target_alias)"' >>site.tmp | |
3770 | @echo 'set target_triplet $(target_triplet)' >>site.tmp | |
3771 | @list='$(EXTRA_DEJAGNU_SITE_CONFIG)'; for f in $$list; do \ | |
3772 | echo "## Begin content included from file $$f. Do not modify. ##" \ | |
3773 | && cat `test -f "$$f" || echo '$(srcdir)/'`$$f \ | |
3774 | && echo "## End content included from file $$f. ##" \ | |
3775 | || exit 1; \ | |
3776 | done >> site.tmp | |
3777 | @echo "## End of auto-generated content; you can edit from here. ##" >> site.tmp | |
3778 | @if test -f site.exp; then \ | |
3779 | sed -e '1,/^## End of auto-generated content.*##/d' site.exp >> site.tmp; \ | |
3780 | fi | |
3781 | @-rm -f site.bak | |
3782 | @test ! -f site.exp || mv site.exp site.bak | |
3783 | @mv site.tmp site.exp | |
3784 | ||
3785 | distclean-DEJAGNU: | |
3786 | -rm -f site.exp site.bak | |
3787 | -l='$(DEJATOOL)'; for tool in $$l; do \ | |
3788 | rm -f $$tool.sum $$tool.log; \ | |
3789 | done | |
a389375f MF |
3790 | |
3791 | # Recover from deleted '.trs' file; this should ensure that | |
3792 | # "rm -f foo.log; make foo.trs" re-run 'foo.test', and re-create | |
3793 | # both 'foo.log' and 'foo.trs'. Break the recipe in two subshells | |
3794 | # to avoid problems with "make -n". | |
3795 | .log.trs: | |
3796 | rm -f $< $@ | |
3797 | $(MAKE) $(AM_MAKEFLAGS) $< | |
3798 | ||
3799 | # Leading 'am--fnord' is there to ensure the list of targets does not | |
3800 | # expand to empty, as could happen e.g. with make check TESTS=''. | |
3801 | am--fnord $(TEST_LOGS) $(TEST_LOGS:.log=.trs): $(am__force_recheck) | |
3802 | am--force-recheck: | |
3803 | @: | |
3804 | ||
3805 | $(TEST_SUITE_LOG): $(TEST_LOGS) | |
3806 | @$(am__set_TESTS_bases); \ | |
3807 | am__f_ok () { test -f "$$1" && test -r "$$1"; }; \ | |
3808 | redo_bases=`for i in $$bases; do \ | |
3809 | am__f_ok $$i.trs && am__f_ok $$i.log || echo $$i; \ | |
3810 | done`; \ | |
3811 | if test -n "$$redo_bases"; then \ | |
3812 | redo_logs=`for i in $$redo_bases; do echo $$i.log; done`; \ | |
3813 | redo_results=`for i in $$redo_bases; do echo $$i.trs; done`; \ | |
3814 | if $(am__make_dryrun); then :; else \ | |
3815 | rm -f $$redo_logs && rm -f $$redo_results || exit 1; \ | |
3816 | fi; \ | |
3817 | fi; \ | |
3818 | if test -n "$$am__remaking_logs"; then \ | |
3819 | echo "fatal: making $(TEST_SUITE_LOG): possible infinite" \ | |
3820 | "recursion detected" >&2; \ | |
3821 | elif test -n "$$redo_logs"; then \ | |
3822 | am__remaking_logs=yes $(MAKE) $(AM_MAKEFLAGS) $$redo_logs; \ | |
3823 | fi; \ | |
3824 | if $(am__make_dryrun); then :; else \ | |
3825 | st=0; \ | |
3826 | errmsg="fatal: making $(TEST_SUITE_LOG): failed to create"; \ | |
3827 | for i in $$redo_bases; do \ | |
3828 | test -f $$i.trs && test -r $$i.trs \ | |
3829 | || { echo "$$errmsg $$i.trs" >&2; st=1; }; \ | |
3830 | test -f $$i.log && test -r $$i.log \ | |
3831 | || { echo "$$errmsg $$i.log" >&2; st=1; }; \ | |
3832 | done; \ | |
3833 | test $$st -eq 0 || exit 1; \ | |
3834 | fi | |
3835 | @$(am__sh_e_setup); $(am__tty_colors); $(am__set_TESTS_bases); \ | |
3836 | ws='[ ]'; \ | |
3837 | results=`for b in $$bases; do echo $$b.trs; done`; \ | |
3838 | test -n "$$results" || results=/dev/null; \ | |
3839 | all=` grep "^$$ws*:test-result:" $$results | wc -l`; \ | |
3840 | pass=` grep "^$$ws*:test-result:$$ws*PASS" $$results | wc -l`; \ | |
3841 | fail=` grep "^$$ws*:test-result:$$ws*FAIL" $$results | wc -l`; \ | |
3842 | skip=` grep "^$$ws*:test-result:$$ws*SKIP" $$results | wc -l`; \ | |
3843 | xfail=`grep "^$$ws*:test-result:$$ws*XFAIL" $$results | wc -l`; \ | |
3844 | xpass=`grep "^$$ws*:test-result:$$ws*XPASS" $$results | wc -l`; \ | |
3845 | error=`grep "^$$ws*:test-result:$$ws*ERROR" $$results | wc -l`; \ | |
3846 | if test `expr $$fail + $$xpass + $$error` -eq 0; then \ | |
3847 | success=true; \ | |
3848 | else \ | |
3849 | success=false; \ | |
3850 | fi; \ | |
3851 | br='==================='; br=$$br$$br$$br$$br; \ | |
3852 | result_count () \ | |
3853 | { \ | |
3854 | if test x"$$1" = x"--maybe-color"; then \ | |
3855 | maybe_colorize=yes; \ | |
3856 | elif test x"$$1" = x"--no-color"; then \ | |
3857 | maybe_colorize=no; \ | |
3858 | else \ | |
3859 | echo "$@: invalid 'result_count' usage" >&2; exit 4; \ | |
3860 | fi; \ | |
3861 | shift; \ | |
3862 | desc=$$1 count=$$2; \ | |
3863 | if test $$maybe_colorize = yes && test $$count -gt 0; then \ | |
3864 | color_start=$$3 color_end=$$std; \ | |
3865 | else \ | |
3866 | color_start= color_end=; \ | |
3867 | fi; \ | |
3868 | echo "$${color_start}# $$desc $$count$${color_end}"; \ | |
3869 | }; \ | |
3870 | create_testsuite_report () \ | |
3871 | { \ | |
3872 | result_count $$1 "TOTAL:" $$all "$$brg"; \ | |
3873 | result_count $$1 "PASS: " $$pass "$$grn"; \ | |
3874 | result_count $$1 "SKIP: " $$skip "$$blu"; \ | |
3875 | result_count $$1 "XFAIL:" $$xfail "$$lgn"; \ | |
3876 | result_count $$1 "FAIL: " $$fail "$$red"; \ | |
3877 | result_count $$1 "XPASS:" $$xpass "$$red"; \ | |
3878 | result_count $$1 "ERROR:" $$error "$$mgn"; \ | |
3879 | }; \ | |
3880 | { \ | |
3881 | echo "$(PACKAGE_STRING): $(subdir)/$(TEST_SUITE_LOG)" | \ | |
3882 | $(am__rst_title); \ | |
3883 | create_testsuite_report --no-color; \ | |
3884 | echo; \ | |
3885 | echo ".. contents:: :depth: 2"; \ | |
3886 | echo; \ | |
3887 | for b in $$bases; do echo $$b; done \ | |
3888 | | $(am__create_global_log); \ | |
3889 | } >$(TEST_SUITE_LOG).tmp || exit 1; \ | |
3890 | mv $(TEST_SUITE_LOG).tmp $(TEST_SUITE_LOG); \ | |
3891 | if $$success; then \ | |
3892 | col="$$grn"; \ | |
3893 | else \ | |
3894 | col="$$red"; \ | |
3895 | test x"$$VERBOSE" = x || cat $(TEST_SUITE_LOG); \ | |
3896 | fi; \ | |
3897 | echo "$${col}$$br$${std}"; \ | |
3898 | echo "$${col}Testsuite summary for $(PACKAGE_STRING)$${std}"; \ | |
3899 | echo "$${col}$$br$${std}"; \ | |
3900 | create_testsuite_report --maybe-color; \ | |
3901 | echo "$$col$$br$$std"; \ | |
3902 | if $$success; then :; else \ | |
3903 | echo "$${col}See $(subdir)/$(TEST_SUITE_LOG)$${std}"; \ | |
3904 | if test -n "$(PACKAGE_BUGREPORT)"; then \ | |
3905 | echo "$${col}Please report to $(PACKAGE_BUGREPORT)$${std}"; \ | |
3906 | fi; \ | |
3907 | echo "$$col$$br$$std"; \ | |
3908 | fi; \ | |
3909 | $$success || exit 1 | |
3910 | ||
3911 | check-TESTS: | |
3912 | @list='$(RECHECK_LOGS)'; test -z "$$list" || rm -f $$list | |
3913 | @list='$(RECHECK_LOGS:.log=.trs)'; test -z "$$list" || rm -f $$list | |
3914 | @test -z "$(TEST_SUITE_LOG)" || rm -f $(TEST_SUITE_LOG) | |
3915 | @set +e; $(am__set_TESTS_bases); \ | |
3916 | log_list=`for i in $$bases; do echo $$i.log; done`; \ | |
3917 | trs_list=`for i in $$bases; do echo $$i.trs; done`; \ | |
3918 | log_list=`echo $$log_list`; trs_list=`echo $$trs_list`; \ | |
3919 | $(MAKE) $(AM_MAKEFLAGS) $(TEST_SUITE_LOG) TEST_LOGS="$$log_list"; \ | |
3920 | exit $$?; | |
3921 | recheck: all $(check_PROGRAMS) | |
3922 | @test -z "$(TEST_SUITE_LOG)" || rm -f $(TEST_SUITE_LOG) | |
3923 | @set +e; $(am__set_TESTS_bases); \ | |
3924 | bases=`for i in $$bases; do echo $$i; done \ | |
3925 | | $(am__list_recheck_tests)` || exit 1; \ | |
3926 | log_list=`for i in $$bases; do echo $$i.log; done`; \ | |
3927 | log_list=`echo $$log_list`; \ | |
3928 | $(MAKE) $(AM_MAKEFLAGS) $(TEST_SUITE_LOG) \ | |
3929 | am__force_recheck=am--force-recheck \ | |
3930 | TEST_LOGS="$$log_list"; \ | |
3931 | exit $$? | |
3932 | testsuite/common/bits32m0.log: testsuite/common/bits32m0$(EXEEXT) | |
3933 | @p='testsuite/common/bits32m0$(EXEEXT)'; \ | |
3934 | b='testsuite/common/bits32m0'; \ | |
3935 | $(am__check_pre) $(LOG_DRIVER) --test-name "$$f" \ | |
3936 | --log-file $$b.log --trs-file $$b.trs \ | |
3937 | $(am__common_driver_flags) $(AM_LOG_DRIVER_FLAGS) $(LOG_DRIVER_FLAGS) -- $(LOG_COMPILE) \ | |
3938 | "$$tst" $(AM_TESTS_FD_REDIRECT) | |
3939 | testsuite/common/bits32m31.log: testsuite/common/bits32m31$(EXEEXT) | |
3940 | @p='testsuite/common/bits32m31$(EXEEXT)'; \ | |
3941 | b='testsuite/common/bits32m31'; \ | |
3942 | $(am__check_pre) $(LOG_DRIVER) --test-name "$$f" \ | |
3943 | --log-file $$b.log --trs-file $$b.trs \ | |
3944 | $(am__common_driver_flags) $(AM_LOG_DRIVER_FLAGS) $(LOG_DRIVER_FLAGS) -- $(LOG_COMPILE) \ | |
3945 | "$$tst" $(AM_TESTS_FD_REDIRECT) | |
3946 | testsuite/common/bits64m0.log: testsuite/common/bits64m0$(EXEEXT) | |
3947 | @p='testsuite/common/bits64m0$(EXEEXT)'; \ | |
3948 | b='testsuite/common/bits64m0'; \ | |
3949 | $(am__check_pre) $(LOG_DRIVER) --test-name "$$f" \ | |
3950 | --log-file $$b.log --trs-file $$b.trs \ | |
3951 | $(am__common_driver_flags) $(AM_LOG_DRIVER_FLAGS) $(LOG_DRIVER_FLAGS) -- $(LOG_COMPILE) \ | |
3952 | "$$tst" $(AM_TESTS_FD_REDIRECT) | |
3953 | testsuite/common/bits64m63.log: testsuite/common/bits64m63$(EXEEXT) | |
3954 | @p='testsuite/common/bits64m63$(EXEEXT)'; \ | |
3955 | b='testsuite/common/bits64m63'; \ | |
3956 | $(am__check_pre) $(LOG_DRIVER) --test-name "$$f" \ | |
3957 | --log-file $$b.log --trs-file $$b.trs \ | |
3958 | $(am__common_driver_flags) $(AM_LOG_DRIVER_FLAGS) $(LOG_DRIVER_FLAGS) -- $(LOG_COMPILE) \ | |
3959 | "$$tst" $(AM_TESTS_FD_REDIRECT) | |
3960 | testsuite/common/alu-tst.log: testsuite/common/alu-tst$(EXEEXT) | |
3961 | @p='testsuite/common/alu-tst$(EXEEXT)'; \ | |
3962 | b='testsuite/common/alu-tst'; \ | |
3963 | $(am__check_pre) $(LOG_DRIVER) --test-name "$$f" \ | |
3964 | --log-file $$b.log --trs-file $$b.trs \ | |
3965 | $(am__common_driver_flags) $(AM_LOG_DRIVER_FLAGS) $(LOG_DRIVER_FLAGS) -- $(LOG_COMPILE) \ | |
3966 | "$$tst" $(AM_TESTS_FD_REDIRECT) | |
3967 | .test.log: | |
3968 | @p='$<'; \ | |
3969 | $(am__set_b); \ | |
3970 | $(am__check_pre) $(TEST_LOG_DRIVER) --test-name "$$f" \ | |
3971 | --log-file $$b.log --trs-file $$b.trs \ | |
3972 | $(am__common_driver_flags) $(AM_TEST_LOG_DRIVER_FLAGS) $(TEST_LOG_DRIVER_FLAGS) -- $(TEST_LOG_COMPILE) \ | |
3973 | "$$tst" $(AM_TESTS_FD_REDIRECT) | |
3974 | @am__EXEEXT_TRUE@.test$(EXEEXT).log: | |
3975 | @am__EXEEXT_TRUE@ @p='$<'; \ | |
3976 | @am__EXEEXT_TRUE@ $(am__set_b); \ | |
3977 | @am__EXEEXT_TRUE@ $(am__check_pre) $(TEST_LOG_DRIVER) --test-name "$$f" \ | |
3978 | @am__EXEEXT_TRUE@ --log-file $$b.log --trs-file $$b.trs \ | |
3979 | @am__EXEEXT_TRUE@ $(am__common_driver_flags) $(AM_TEST_LOG_DRIVER_FLAGS) $(TEST_LOG_DRIVER_FLAGS) -- $(TEST_LOG_COMPILE) \ | |
3980 | @am__EXEEXT_TRUE@ "$$tst" $(AM_TESTS_FD_REDIRECT) | |
6bddc3e8 | 3981 | check-am: all-am |
a389375f MF |
3982 | $(MAKE) $(AM_MAKEFLAGS) $(check_PROGRAMS) |
3983 | $(MAKE) $(AM_MAKEFLAGS) check-DEJAGNU check-TESTS | |
80636a54 MF |
3984 | check: $(BUILT_SOURCES) |
3985 | $(MAKE) $(AM_MAKEFLAGS) check-recursive | |
c0c25232 | 3986 | all-am: Makefile $(LIBRARIES) $(PROGRAMS) $(DATA) $(HEADERS) config.h |
6bddc3e8 MF |
3987 | installdirs: installdirs-recursive |
3988 | installdirs-am: | |
94f5dfed | 3989 | for dir in "$(DESTDIR)$(armdocdir)" "$(DESTDIR)$(dtbdir)" "$(DESTDIR)$(erc32docdir)" "$(DESTDIR)$(frvdocdir)" "$(DESTDIR)$(or1kdocdir)" "$(DESTDIR)$(ppcdocdir)" "$(DESTDIR)$(rxdocdir)" "$(DESTDIR)$(pkgincludedir)"; do \ |
92bc001e MF |
3990 | test -z "$$dir" || $(MKDIR_P) "$$dir"; \ |
3991 | done | |
80636a54 MF |
3992 | install: $(BUILT_SOURCES) |
3993 | $(MAKE) $(AM_MAKEFLAGS) install-recursive | |
6bddc3e8 MF |
3994 | install-exec: install-exec-recursive |
3995 | install-data: install-data-recursive | |
3996 | uninstall: uninstall-recursive | |
3997 | ||
3998 | install-am: all-am | |
3999 | @$(MAKE) $(AM_MAKEFLAGS) install-exec-am install-data-am | |
4000 | ||
4001 | installcheck: installcheck-recursive | |
4002 | install-strip: | |
4003 | if test -z '$(STRIP)'; then \ | |
4004 | $(MAKE) $(AM_MAKEFLAGS) INSTALL_PROGRAM="$(INSTALL_STRIP_PROGRAM)" \ | |
4005 | install_sh_PROGRAM="$(INSTALL_STRIP_PROGRAM)" INSTALL_STRIP_FLAG=-s \ | |
4006 | install; \ | |
4007 | else \ | |
4008 | $(MAKE) $(AM_MAKEFLAGS) INSTALL_PROGRAM="$(INSTALL_STRIP_PROGRAM)" \ | |
4009 | install_sh_PROGRAM="$(INSTALL_STRIP_PROGRAM)" INSTALL_STRIP_FLAG=-s \ | |
4010 | "INSTALL_PROGRAM_ENV=STRIPPROG='$(STRIP)'" install; \ | |
4011 | fi | |
4012 | mostlyclean-generic: | |
4013 | -test -z "$(MOSTLYCLEANFILES)" || rm -f $(MOSTLYCLEANFILES) | |
a389375f MF |
4014 | -test -z "$(TEST_LOGS)" || rm -f $(TEST_LOGS) |
4015 | -test -z "$(TEST_LOGS:.log=.trs)" || rm -f $(TEST_LOGS:.log=.trs) | |
4016 | -test -z "$(TEST_SUITE_LOG)" || rm -f $(TEST_SUITE_LOG) | |
c906108c | 4017 | |
6bddc3e8 | 4018 | clean-generic: |
a389375f | 4019 | -test -z "$(CLEANFILES)" || rm -f $(CLEANFILES) |
c906108c | 4020 | |
6bddc3e8 MF |
4021 | distclean-generic: |
4022 | -test -z "$(CONFIG_CLEAN_FILES)" || rm -f $(CONFIG_CLEAN_FILES) | |
4023 | -test . = "$(srcdir)" || test -z "$(CONFIG_CLEAN_VPATH_FILES)" || rm -f $(CONFIG_CLEAN_VPATH_FILES) | |
c0c25232 MF |
4024 | -rm -f aarch64/$(am__dirstamp) |
4025 | -rm -f arm/$(am__dirstamp) | |
4026 | -rm -f avr/$(am__dirstamp) | |
4027 | -rm -f bfin/$(am__dirstamp) | |
4028 | -rm -f bpf/$(am__dirstamp) | |
5bea0c32 MF |
4029 | -rm -f common/$(DEPDIR)/$(am__dirstamp) |
4030 | -rm -f common/$(am__dirstamp) | |
70ab6bdd MF |
4031 | -rm -f cr16/$(DEPDIR)/$(am__dirstamp) |
4032 | -rm -f cr16/$(am__dirstamp) | |
cb9bdc02 MF |
4033 | -rm -f cris/$(DEPDIR)/$(am__dirstamp) |
4034 | -rm -f cris/$(am__dirstamp) | |
70ab6bdd MF |
4035 | -rm -f d10v/$(DEPDIR)/$(am__dirstamp) |
4036 | -rm -f d10v/$(am__dirstamp) | |
c0c25232 MF |
4037 | -rm -f erc32/$(DEPDIR)/$(am__dirstamp) |
4038 | -rm -f erc32/$(am__dirstamp) | |
4039 | -rm -f example-synacor/$(am__dirstamp) | |
4040 | -rm -f frv/$(am__dirstamp) | |
4041 | -rm -f ft32/$(am__dirstamp) | |
4042 | -rm -f h8300/$(am__dirstamp) | |
b6b1c790 MF |
4043 | -rm -f igen/$(DEPDIR)/$(am__dirstamp) |
4044 | -rm -f igen/$(am__dirstamp) | |
c0c25232 MF |
4045 | -rm -f iq2000/$(am__dirstamp) |
4046 | -rm -f lm32/$(am__dirstamp) | |
70ab6bdd MF |
4047 | -rm -f m32c/$(DEPDIR)/$(am__dirstamp) |
4048 | -rm -f m32c/$(am__dirstamp) | |
c0c25232 | 4049 | -rm -f m32r/$(am__dirstamp) |
70ab6bdd MF |
4050 | -rm -f m68hc11/$(DEPDIR)/$(am__dirstamp) |
4051 | -rm -f m68hc11/$(am__dirstamp) | |
c0c25232 MF |
4052 | -rm -f mcore/$(am__dirstamp) |
4053 | -rm -f microblaze/$(am__dirstamp) | |
4054 | -rm -f mips/$(am__dirstamp) | |
4055 | -rm -f mn10300/$(am__dirstamp) | |
4056 | -rm -f moxie/$(am__dirstamp) | |
4057 | -rm -f msp430/$(am__dirstamp) | |
4058 | -rm -f or1k/$(am__dirstamp) | |
4059 | -rm -f ppc/$(DEPDIR)/$(am__dirstamp) | |
4060 | -rm -f ppc/$(am__dirstamp) | |
4061 | -rm -f pru/$(am__dirstamp) | |
4062 | -rm -f riscv/$(am__dirstamp) | |
4063 | -rm -f rl78/$(am__dirstamp) | |
4064 | -rm -f rx/$(am__dirstamp) | |
70ab6bdd MF |
4065 | -rm -f sh/$(DEPDIR)/$(am__dirstamp) |
4066 | -rm -f sh/$(am__dirstamp) | |
a389375f MF |
4067 | -rm -f testsuite/common/$(DEPDIR)/$(am__dirstamp) |
4068 | -rm -f testsuite/common/$(am__dirstamp) | |
c0c25232 | 4069 | -rm -f v850/$(am__dirstamp) |
a389375f | 4070 | -test -z "$(DISTCLEANFILES)" || rm -f $(DISTCLEANFILES) |
c906108c | 4071 | |
6bddc3e8 MF |
4072 | maintainer-clean-generic: |
4073 | @echo "This command is intended for maintainers to use" | |
4074 | @echo "it deletes files that may require special tools to rebuild." | |
80636a54 | 4075 | -test -z "$(BUILT_SOURCES)" || rm -f $(BUILT_SOURCES) |
6bddc3e8 | 4076 | clean: clean-recursive |
c906108c | 4077 | |
b5689863 | 4078 | clean-am: clean-checkPROGRAMS clean-generic clean-libtool \ |
c0c25232 | 4079 | clean-noinstLIBRARIES clean-noinstPROGRAMS mostlyclean-am |
c906108c | 4080 | |
6bddc3e8 MF |
4081 | distclean: distclean-recursive |
4082 | -rm -f $(am__CONFIG_DISTCLEAN_FILES) | |
c0c25232 | 4083 | -rm -rf common/$(DEPDIR) cr16/$(DEPDIR) cris/$(DEPDIR) d10v/$(DEPDIR) erc32/$(DEPDIR) igen/$(DEPDIR) m32c/$(DEPDIR) m68hc11/$(DEPDIR) ppc/$(DEPDIR) sh/$(DEPDIR) testsuite/common/$(DEPDIR) |
6bddc3e8 | 4084 | -rm -f Makefile |
b6b1c790 | 4085 | distclean-am: clean-am distclean-DEJAGNU distclean-compile \ |
b5689863 MF |
4086 | distclean-generic distclean-hdr distclean-libtool \ |
4087 | distclean-tags | |
c906108c | 4088 | |
6bddc3e8 | 4089 | dvi: dvi-recursive |
c906108c | 4090 | |
6bddc3e8 | 4091 | dvi-am: |
c906108c | 4092 | |
6bddc3e8 | 4093 | html: html-recursive |
c906108c | 4094 | |
6bddc3e8 | 4095 | html-am: |
c906108c | 4096 | |
6bddc3e8 MF |
4097 | info: info-recursive |
4098 | ||
4099 | info-am: | |
4100 | ||
63bf33ff | 4101 | install-data-am: install-armdocDATA install-data-local install-dtbDATA \ |
94f5dfed | 4102 | install-erc32docDATA install-frvdocDATA install-or1kdocDATA \ |
ed939535 | 4103 | install-pkgincludeHEADERS install-ppcdocDATA install-rxdocDATA |
6bddc3e8 MF |
4104 | |
4105 | install-dvi: install-dvi-recursive | |
4106 | ||
4107 | install-dvi-am: | |
4108 | ||
63bf33ff | 4109 | install-exec-am: install-exec-local |
6bddc3e8 MF |
4110 | |
4111 | install-html: install-html-recursive | |
4112 | ||
4113 | install-html-am: | |
4114 | ||
4115 | install-info: install-info-recursive | |
4116 | ||
4117 | install-info-am: | |
4118 | ||
4119 | install-man: | |
4120 | ||
4121 | install-pdf: install-pdf-recursive | |
4122 | ||
4123 | install-pdf-am: | |
4124 | ||
4125 | install-ps: install-ps-recursive | |
4126 | ||
4127 | install-ps-am: | |
4128 | ||
4129 | installcheck-am: | |
4130 | ||
4131 | maintainer-clean: maintainer-clean-recursive | |
4132 | -rm -f $(am__CONFIG_DISTCLEAN_FILES) | |
4133 | -rm -rf $(top_srcdir)/autom4te.cache | |
c0c25232 | 4134 | -rm -rf common/$(DEPDIR) cr16/$(DEPDIR) cris/$(DEPDIR) d10v/$(DEPDIR) erc32/$(DEPDIR) igen/$(DEPDIR) m32c/$(DEPDIR) m68hc11/$(DEPDIR) ppc/$(DEPDIR) sh/$(DEPDIR) testsuite/common/$(DEPDIR) |
6bddc3e8 MF |
4135 | -rm -f Makefile |
4136 | maintainer-clean-am: distclean-am maintainer-clean-generic | |
4137 | ||
4138 | mostlyclean: mostlyclean-recursive | |
4139 | ||
b5689863 MF |
4140 | mostlyclean-am: mostlyclean-compile mostlyclean-generic \ |
4141 | mostlyclean-libtool | |
6bddc3e8 MF |
4142 | |
4143 | pdf: pdf-recursive | |
4144 | ||
4145 | pdf-am: | |
4146 | ||
4147 | ps: ps-recursive | |
4148 | ||
4149 | ps-am: | |
4150 | ||
94f5dfed | 4151 | uninstall-am: uninstall-armdocDATA uninstall-dtbDATA \ |
59d8576e | 4152 | uninstall-erc32docDATA uninstall-frvdocDATA uninstall-local \ |
94f5dfed MF |
4153 | uninstall-or1kdocDATA uninstall-pkgincludeHEADERS \ |
4154 | uninstall-ppcdocDATA uninstall-rxdocDATA | |
6bddc3e8 | 4155 | |
80636a54 MF |
4156 | .MAKE: $(am__recursive_targets) all check check-am install install-am \ |
4157 | install-strip | |
6bddc3e8 MF |
4158 | |
4159 | .PHONY: $(am__recursive_targets) CTAGS GTAGS TAGS all all-am \ | |
a389375f | 4160 | am--refresh check check-DEJAGNU check-TESTS check-am clean \ |
b5689863 | 4161 | clean-checkPROGRAMS clean-cscope clean-generic clean-libtool \ |
c0c25232 MF |
4162 | clean-noinstLIBRARIES clean-noinstPROGRAMS cscope \ |
4163 | cscopelist-am ctags ctags-am distclean distclean-DEJAGNU \ | |
4164 | distclean-compile distclean-generic distclean-hdr \ | |
4165 | distclean-libtool distclean-tags dvi dvi-am html html-am info \ | |
4166 | info-am install install-am install-armdocDATA install-data \ | |
4167 | install-data-am install-data-local install-dtbDATA install-dvi \ | |
4168 | install-dvi-am install-erc32docDATA install-exec \ | |
4169 | install-exec-am install-exec-local install-frvdocDATA \ | |
4170 | install-html install-html-am install-info install-info-am \ | |
4171 | install-man install-or1kdocDATA install-pdf install-pdf-am \ | |
63bf33ff MF |
4172 | install-pkgincludeHEADERS install-ppcdocDATA install-ps \ |
4173 | install-ps-am install-rxdocDATA install-strip installcheck \ | |
4174 | installcheck-am installdirs installdirs-am maintainer-clean \ | |
4175 | maintainer-clean-generic mostlyclean mostlyclean-compile \ | |
4176 | mostlyclean-generic mostlyclean-libtool pdf pdf-am ps ps-am \ | |
4177 | recheck tags tags-am uninstall uninstall-am \ | |
4178 | uninstall-armdocDATA uninstall-dtbDATA uninstall-erc32docDATA \ | |
59d8576e | 4179 | uninstall-frvdocDATA uninstall-local uninstall-or1kdocDATA \ |
63bf33ff MF |
4180 | uninstall-pkgincludeHEADERS uninstall-ppcdocDATA \ |
4181 | uninstall-rxdocDATA | |
6bddc3e8 MF |
4182 | |
4183 | .PRECIOUS: Makefile | |
c906108c | 4184 | |
4d4996a5 | 4185 | @am__include@ @am__quote@$(GNULIB_PARENT_DIR)/gnulib/Makefile.gnulib.inc@am__quote@ |
c906108c | 4186 | |
64ae70dd | 4187 | # Generate target constants for newlib/libgloss from its source tree. |
5e25901f MF |
4188 | # This file is shipped with distributions so we build in the source dir. |
4189 | # Use `make nltvals' to rebuild. | |
5e25901f MF |
4190 | .PHONY: nltvals |
4191 | nltvals: | |
0a129eb1 | 4192 | $(srccom)/gennltvals.py --cpp "$(CPP)" |
5e25901f | 4193 | |
015f7b74 MF |
4194 | common/version.c: common/version.c-stamp ; @true |
4195 | common/version.c-stamp: $(srcroot)/gdb/version.in $(srcroot)/bfd/version.h $(srcdir)/common/create-version.sh | |
fbe8d1cf | 4196 | $(AM_V_GEN)$(SHELL) $(srcdir)/common/create-version.sh $(srcroot)/gdb $@.tmp |
015f7b74 | 4197 | $(AM_V_at)$(SHELL) $(srcroot)/move-if-change $@.tmp $(@:-stamp=) |
fbe8d1cf | 4198 | $(AM_V_at)touch $@ |
b6b1c790 | 4199 | |
f4ac2306 MF |
4200 | # FIXME This is one very simple-minded way of generating the file hw-config.h. |
4201 | %/hw-config.h: %/stamp-hw ; @true | |
4202 | %/stamp-hw: Makefile | |
4203 | $(AM_V_GEN)set -e; \ | |
4204 | ( \ | |
4205 | sim_hw="$(SIM_HW_DEVICES) $($(@D)_SIM_EXTRA_HW_DEVICES)" ; \ | |
4206 | echo "/* generated by Makefile */" ; \ | |
4207 | printf "extern const struct hw_descriptor dv_%s_descriptor[];\n" $$sim_hw ; \ | |
4208 | echo "const struct hw_descriptor * const hw_descriptors[] = {" ; \ | |
4209 | printf " dv_%s_descriptor,\n" $$sim_hw ; \ | |
4210 | echo " NULL," ; \ | |
4211 | echo "};" \ | |
4212 | ) > $@.tmp; \ | |
4213 | $(SHELL) $(srcroot)/move-if-change $@.tmp $(@D)/hw-config.h; \ | |
4214 | touch $@ | |
4215 | .PRECIOUS: %/stamp-hw | |
437eeee9 MF |
4216 | %/modules.c: |
4217 | $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) GEN_MODULES_C_SRCS="$(GEN_MODULES_C_SRCS)" -C $(@D) $(@F) | |
f4ac2306 | 4218 | |
b6b1c790 | 4219 | # Alias for developers. |
d2a5dbc7 | 4220 | @SIM_ENABLE_IGEN_TRUE@igen: $(IGEN) |
b6b1c790 | 4221 | |
aa0fca16 MF |
4222 | # These rules are copied from automake, but tweaked to use FOR_BUILD variables. |
4223 | @SIM_ENABLE_IGEN_TRUE@igen/libigen.a: $(igen_libigen_a_OBJECTS) $(igen_libigen_a_DEPENDENCIES) $(EXTRA_igen_libigen_a_DEPENDENCIES) igen/$(am__dirstamp) | |
4224 | @SIM_ENABLE_IGEN_TRUE@ $(AM_V_at)-rm -f $@ | |
4225 | @SIM_ENABLE_IGEN_TRUE@ $(AM_V_AR)$(AR_FOR_BUILD) $(ARFLAGS) $@ $(igen_libigen_a_OBJECTS) $(igen_libigen_a_LIBADD) | |
4226 | @SIM_ENABLE_IGEN_TRUE@ $(AM_V_at)$(RANLIB_FOR_BUILD) $@ | |
4227 | ||
b6b1c790 MF |
4228 | @SIM_ENABLE_IGEN_TRUE@igen/igen$(EXEEXT): $(igen_igen_OBJECTS) $(igen_igen_DEPENDENCIES) igen/$(am__dirstamp) |
4229 | @SIM_ENABLE_IGEN_TRUE@ $(AM_V_CCLD)$(LINK_FOR_BUILD) $(igen_igen_OBJECTS) $(igen_igen_LDADD) | |
4230 | ||
4231 | # igen is a build-time only tool. Override the default rules for it. | |
4232 | @SIM_ENABLE_IGEN_TRUE@igen/%.o: igen/%.c | |
4233 | @SIM_ENABLE_IGEN_TRUE@ $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@ | |
4234 | ||
4235 | # Build some of the files in standalone mode for developers of igen itself. | |
4236 | @SIM_ENABLE_IGEN_TRUE@igen/%-main.o: igen/%.c | |
4237 | @SIM_ENABLE_IGEN_TRUE@ $(AM_V_CC)$(COMPILE_FOR_BUILD) -DMAIN -c $< -o $@ | |
4238 | ||
e1e1ae6e MF |
4239 | site-sim-config.exp: Makefile |
4240 | $(AM_V_GEN)( \ | |
7a259895 | 4241 | echo "set SIM_PRIMARY_TARGET \"$(SIM_PRIMARY_TARGET)\""; \ |
e1e1ae6e MF |
4242 | echo "set builddir \"$(builddir)\""; \ |
4243 | echo "set srcdir \"$(srcdir)/testsuite\""; \ | |
8996c210 | 4244 | $(foreach V,$(SIM_TOOLCHAIN_VARS),echo "set $(V) \"$($(V))\"";) \ |
e1e1ae6e | 4245 | ) > $@ |
6c57b87f | 4246 | |
804de1fa MF |
4247 | # Ignore dirs that only contain configuration settings. |
4248 | check/./config/%.exp: ; @true | |
e60091e4 | 4249 | check/config/%.exp: ; @true |
804de1fa | 4250 | check/./lib/%.exp: ; @true |
e60091e4 | 4251 | check/lib/%.exp: ; @true |
804de1fa MF |
4252 | |
4253 | check/%.exp: | |
4254 | $(AM_V_at)mkdir -p testsuite/$* | |
4255 | $(AM_V_RUNTEST)$(DO_RUNTEST) --objdir testsuite/$* --outdir testsuite/$* $*.exp | |
4256 | ||
4257 | check-DEJAGNU-parallel: | |
4258 | $(AM_V_at)( \ | |
8f97b519 MF |
4259 | set -- `cd $(srcdir)/testsuite && find . -name '*.exp' -printf '%P\n' | sed 's:[.]exp$$::'`; \ |
4260 | $(MAKE) -k `printf 'check/%s.exp ' $$@`; \ | |
804de1fa | 4261 | ret=$$?; \ |
8f97b519 | 4262 | set -- `printf 'testsuite/%s/ ' $$@`; \ |
804de1fa | 4263 | $(SHELL) $(srcroot)/contrib/dg-extract-results.sh \ |
8f97b519 | 4264 | `find $$@ -maxdepth 1 -name testrun.sum 2>/dev/null | sort` > testrun.sum; \ |
804de1fa | 4265 | $(SHELL) $(srcroot)/contrib/dg-extract-results.sh -L \ |
8f97b519 | 4266 | `find $$@ -maxdepth 1 -name testrun.log 2>/dev/null | sort` > testrun.log; \ |
804de1fa MF |
4267 | echo; \ |
4268 | $(SED) -n '/^.*===.*Summary.*===/,$$p' testrun.sum; \ | |
4269 | exit $$ret) | |
4270 | ||
4271 | check-DEJAGNU-single: | |
4272 | $(AM_V_RUNTEST)$(DO_RUNTEST) | |
4273 | ||
4274 | # If running a single job, invoking runtest once is faster & has nicer output. | |
6c57b87f | 4275 | check-DEJAGNU: site.exp |
804de1fa | 4276 | $(AM_V_at)(set -e; \ |
6c57b87f MF |
4277 | EXPECT=${EXPECT} ; export EXPECT ; \ |
4278 | runtest=$(RUNTEST); \ | |
4279 | if $(SHELL) -c "$$runtest --version" > /dev/null 2>&1; then \ | |
804de1fa MF |
4280 | case "$(MAKEFLAGS)" in \ |
4281 | *-j*) $(MAKE) check-DEJAGNU-parallel;; \ | |
4282 | *) $(MAKE) check-DEJAGNU-single;; \ | |
4283 | esac; \ | |
4284 | else \ | |
4285 | echo "WARNING: could not find \`runtest'" 1>&2; :;\ | |
4286 | fi) | |
6c57b87f | 4287 | |
a389375f MF |
4288 | # These tests are build-time only tools. Override the default rules for them. |
4289 | testsuite/common/%.o: testsuite/common/%.c | |
4290 | $(AM_V_CC)$(COMPILE_FOR_BUILD) $(testsuite_common_CPPFLAGS) -c $< -o $@ | |
4291 | ||
4292 | testsuite/common/alu-tst$(EXEEXT): $(testsuite_common_alu_tst_OBJECTS) $(testsuite_common_alu_tst_DEPENDENCIES) testsuite/common/$(am__dirstamp) | |
4293 | $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_alu_tst_OBJECTS) $(testsuite_common_alu_tst_LDADD) | |
4294 | ||
4295 | testsuite/common/fpu-tst$(EXEEXT): $(testsuite_common_fpu_tst_OBJECTS) $(testsuite_common_fpu_tst_DEPENDENCIES) testsuite/common/$(am__dirstamp) | |
4296 | $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_fpu_tst_OBJECTS) $(testsuite_common_fpu_tst_LDADD) | |
4297 | ||
4298 | testsuite/common/bits-gen$(EXEEXT): $(testsuite_common_bits_gen_OBJECTS) $(testsuite_common_bits_gen_DEPENDENCIES) testsuite/common/$(am__dirstamp) | |
4299 | $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_bits_gen_OBJECTS) $(testsuite_common_bits_gen_LDADD) | |
4300 | ||
4301 | testsuite/common/bits32m0$(EXEEXT): $(testsuite_common_bits32m0_OBJECTS) $(testsuite_common_bits32m0_DEPENDENCIES) testsuite/common/$(am__dirstamp) | |
4302 | $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_bits32m0_OBJECTS) $(testsuite_common_bits32m0_LDADD) | |
4303 | ||
429a55b8 | 4304 | testsuite/common/bits32m0.c: testsuite/common/bits-gen$(EXEEXT) testsuite/common/bits-tst.c |
fbe8d1cf MF |
4305 | $(AM_V_GEN)$< 32 0 big > $@.tmp |
4306 | $(AM_V_at)cat $(srcdir)/testsuite/common/bits-tst.c >> $@.tmp | |
4307 | $(AM_V_at)mv $@.tmp $@ | |
a389375f MF |
4308 | |
4309 | testsuite/common/bits32m31$(EXEEXT): $(testsuite_common_bits32m31_OBJECTS) $(testsuite_common_bits32m31_DEPENDENCIES) testsuite/common/$(am__dirstamp) | |
4310 | $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_bits32m31_OBJECTS) $(testsuite_common_bits32m31_LDADD) | |
4311 | ||
429a55b8 | 4312 | testsuite/common/bits32m31.c: testsuite/common/bits-gen$(EXEEXT) testsuite/common/bits-tst.c |
fbe8d1cf MF |
4313 | $(AM_V_GEN)$< 32 31 little > $@.tmp |
4314 | $(AM_V_at)cat $(srcdir)/testsuite/common/bits-tst.c >> $@.tmp | |
4315 | $(AM_V_at)mv $@.tmp $@ | |
a389375f MF |
4316 | |
4317 | testsuite/common/bits64m0$(EXEEXT): $(testsuite_common_bits64m0_OBJECTS) $(testsuite_common_bits64m0_DEPENDENCIES) testsuite/common/$(am__dirstamp) | |
4318 | $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_bits64m0_OBJECTS) $(testsuite_common_bits64m0_LDADD) | |
4319 | ||
429a55b8 | 4320 | testsuite/common/bits64m0.c: testsuite/common/bits-gen$(EXEEXT) testsuite/common/bits-tst.c |
fbe8d1cf MF |
4321 | $(AM_V_GEN)$< 64 0 big > $@.tmp |
4322 | $(AM_V_at)cat $(srcdir)/testsuite/common/bits-tst.c >> $@.tmp | |
4323 | $(AM_V_at)mv $@.tmp $@ | |
a389375f MF |
4324 | |
4325 | testsuite/common/bits64m63$(EXEEXT): $(testsuite_common_bits64m63_OBJECTS) $(testsuite_common_bits64m63_DEPENDENCIES) testsuite/common/$(am__dirstamp) | |
4326 | $(AM_V_CCLD)$(LINK_FOR_BUILD) $(testsuite_common_bits64m63_OBJECTS) $(testsuite_common_bits64m63_LDADD) | |
4327 | ||
429a55b8 | 4328 | testsuite/common/bits64m63.c: testsuite/common/bits-gen$(EXEEXT) testsuite/common/bits-tst.c |
fbe8d1cf MF |
4329 | $(AM_V_GEN)$< 64 63 little > $@.tmp |
4330 | $(AM_V_at)cat $(srcdir)/testsuite/common/bits-tst.c >> $@.tmp | |
4331 | $(AM_V_at)mv $@.tmp $@ | |
c58353b7 MF |
4332 | @SIM_ENABLE_ARCH_aarch64_TRUE@$(aarch64_libsim_a_OBJECTS) $(aarch64_libsim_a_LIBADD): aarch64/hw-config.h |
4333 | ||
4334 | @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64/%.o: aarch64/%.c | |
4335 | @SIM_ENABLE_ARCH_aarch64_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4336 | ||
4337 | @SIM_ENABLE_ARCH_aarch64_TRUE@aarch64/%.o: common/%.c | |
4338 | @SIM_ENABLE_ARCH_aarch64_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
6a8e18f0 MF |
4339 | @SIM_ENABLE_ARCH_arm_TRUE@$(arm_libsim_a_OBJECTS) $(arm_libsim_a_LIBADD): arm/hw-config.h |
4340 | ||
4341 | @SIM_ENABLE_ARCH_arm_TRUE@arm/%.o: arm/%.c | |
4342 | @SIM_ENABLE_ARCH_arm_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4343 | ||
4344 | @SIM_ENABLE_ARCH_arm_TRUE@arm/%.o: common/%.c | |
4345 | @SIM_ENABLE_ARCH_arm_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
c65b31b8 MF |
4346 | @SIM_ENABLE_ARCH_avr_TRUE@$(avr_libsim_a_OBJECTS) $(avr_libsim_a_LIBADD): avr/hw-config.h |
4347 | ||
4348 | @SIM_ENABLE_ARCH_avr_TRUE@avr/%.o: avr/%.c | |
4349 | @SIM_ENABLE_ARCH_avr_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4350 | ||
4351 | @SIM_ENABLE_ARCH_avr_TRUE@avr/%.o: common/%.c | |
4352 | @SIM_ENABLE_ARCH_avr_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
bc1dd618 MF |
4353 | @SIM_ENABLE_ARCH_bfin_TRUE@$(bfin_libsim_a_OBJECTS) $(bfin_libsim_a_LIBADD): bfin/hw-config.h |
4354 | ||
4355 | @SIM_ENABLE_ARCH_bfin_TRUE@bfin/%.o: bfin/%.c | |
4356 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4357 | ||
4358 | @SIM_ENABLE_ARCH_bfin_TRUE@bfin/%.o: common/%.c | |
4359 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
a389375f | 4360 | |
e5f7bc29 MF |
4361 | @SIM_ENABLE_ARCH_bfin_TRUE@bfin/linux-fixed-code.h: @MAINT@ $(srcdir)/bfin/linux-fixed-code.s bfin/local.mk bfin/$(am__dirstamp) |
4362 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(AM_V_GEN)$(AS_FOR_TARGET_BFIN) $(srcdir)/bfin/linux-fixed-code.s -o bfin/linux-fixed-code.o | |
4363 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(AM_V_at)(\ | |
4364 | @SIM_ENABLE_ARCH_bfin_TRUE@ set -e; \ | |
4365 | @SIM_ENABLE_ARCH_bfin_TRUE@ echo "/* DO NOT EDIT: Autogenerated from linux-fixed-code.s. */"; \ | |
4366 | @SIM_ENABLE_ARCH_bfin_TRUE@ echo "static const unsigned char bfin_linux_fixed_code[] ="; \ | |
4367 | @SIM_ENABLE_ARCH_bfin_TRUE@ echo "{"; \ | |
4368 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(OBJDUMP_FOR_TARGET_BFIN) -d -z bfin/linux-fixed-code.o > $@.dis; \ | |
4369 | @SIM_ENABLE_ARCH_bfin_TRUE@ sed -n \ | |
4370 | @SIM_ENABLE_ARCH_bfin_TRUE@ -e 's:^[^ ]* :0x:' \ | |
4371 | @SIM_ENABLE_ARCH_bfin_TRUE@ -e '/^0x/{s: .*::;s: *$$:,:;s: :, 0x:g;p;}' \ | |
4372 | @SIM_ENABLE_ARCH_bfin_TRUE@ $@.dis; \ | |
4373 | @SIM_ENABLE_ARCH_bfin_TRUE@ rm -f $@.dis; \ | |
4374 | @SIM_ENABLE_ARCH_bfin_TRUE@ echo "};" \ | |
4375 | @SIM_ENABLE_ARCH_bfin_TRUE@ ) > $@.tmp | |
4376 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change $@.tmp $(srcdir)/bfin/linux-fixed-code.h | |
4377 | @SIM_ENABLE_ARCH_bfin_TRUE@ $(AM_V_at)touch $(srcdir)/bfin/linux-fixed-code.h | |
cdbb77e4 MF |
4378 | @SIM_ENABLE_ARCH_bpf_TRUE@$(bpf_libsim_a_OBJECTS) $(bpf_libsim_a_LIBADD): bpf/hw-config.h |
4379 | ||
4380 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/%.o: bpf/%.c | |
4381 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4382 | ||
4383 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/%.o: common/%.c | |
4384 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
437eeee9 | 4385 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/modules.c: | $(bpf_BUILD_OUTPUTS) |
e5f7bc29 | 4386 | |
0a129eb1 MF |
4387 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/mloop-le.c bpf/eng-le.h: bpf/stamp-mloop-le ; @true |
4388 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/stamp-mloop-le: $(srccom)/genmloop.sh bpf/mloop.in | |
4389 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \ | |
4390 | @SIM_ENABLE_ARCH_bpf_TRUE@ -mono -scache -prefix bpfbf_ebpfle -cpu bpfbf \ | |
4391 | @SIM_ENABLE_ARCH_bpf_TRUE@ -infile $(srcdir)/bpf/mloop.in \ | |
4392 | @SIM_ENABLE_ARCH_bpf_TRUE@ -outfile-prefix bpf/ -outfile-suffix -le | |
4393 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change bpf/eng-le.hin bpf/eng-le.h | |
4394 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change bpf/mloop-le.cin bpf/mloop-le.c | |
4395 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_at)touch $@ | |
4396 | ||
4397 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/mloop-be.c bpf/eng-be.h: bpf/stamp-mloop-be ; @true | |
4398 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/stamp-mloop-be: $(srccom)/genmloop.sh bpf/mloop.in | |
4399 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \ | |
4400 | @SIM_ENABLE_ARCH_bpf_TRUE@ -mono -scache -prefix bpfbf_ebpfbe -cpu bpfbf \ | |
4401 | @SIM_ENABLE_ARCH_bpf_TRUE@ -infile $(srcdir)/bpf/mloop.in \ | |
4402 | @SIM_ENABLE_ARCH_bpf_TRUE@ -outfile-prefix bpf/ -outfile-suffix -be | |
4403 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change bpf/eng-be.hin bpf/eng-be.h | |
4404 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change bpf/mloop-be.cin bpf/mloop-be.c | |
4405 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_at)touch $@ | |
4406 | ||
3abb19ad MF |
4407 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen: bpf/cgen-arch bpf/cgen-cpu bpf/cgen-defs-le bpf/cgen-defs-be bpf/cgen-decode-le bpf/cgen-decode-be |
4408 | ||
4409 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen-arch: | |
4410 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_GEN)mach=bpf cpu=bpfbf FLAGS="with-scache"; $(CGEN_GEN_ARCH) | |
4411 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/arch.h bpf/arch.c bpf/cpuall.h: @CGEN_MAINT@ bpf/cgen-arch | |
4412 | ||
4413 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen-cpu: | |
4414 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_GEN)isa=ebpfle,ebpfbe cpu=bpfbf mach=bpf FLAGS="with-multiple-isa with-scache"; $(CGEN_GEN_CPU) | |
4415 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_at)rm -f $(srcdir)/bpf/model.c | |
4416 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cpu.h bpf/cpu.c bpf/model.c: @CGEN_MAINT@ bpf/cgen-cpu | |
4417 | ||
4418 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen-defs-le: | |
4419 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_GEN)isa=ebpfle cpu=bpfbf mach=bpf FLAGS="with-scache" SUFFIX="-le"; $(CGEN_GEN_DEFS) | |
4420 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/defs-le.h: @CGEN_MAINT@ bpf/cgen-defs-le | |
4421 | ||
4422 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen-defs-be: | |
4423 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_GEN)isa=ebpfbe cpu=bpfbf mach=bpf FLAGS="with-scache" SUFFIX="-be"; $(CGEN_GEN_DEFS) | |
4424 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/defs-be.h: @CGEN_MAINT@ bpf/cgen-defs-be | |
4425 | ||
4426 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen-decode-le: | |
4427 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_GEN)isa=ebpfle cpu=bpfbf mach=bpf FLAGS="with-scache" SUFFIX="-le" EXTRAFILES="$(CGEN_CPU_SEM)"; $(CGEN_GEN_DECODE) | |
4428 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/sem-le.c bpf/decode-le.c bpf/decode-le.h: @CGEN_MAINT@ bpf/cgen-decode-vle | |
4429 | ||
4430 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/cgen-decode-be: | |
4431 | @SIM_ENABLE_ARCH_bpf_TRUE@ $(AM_V_GEN)isa=ebpfbe cpu=bpfbf mach=bpf FLAGS="with-scache" SUFFIX="-be" EXTRAFILES="$(CGEN_CPU_SEM)"; $(CGEN_GEN_DECODE) | |
4432 | @SIM_ENABLE_ARCH_bpf_TRUE@bpf/sem-be.c bpf/decode-be.c bpf/decode-be.h: @CGEN_MAINT@ bpf/cgen-decode-be | |
2cbdcc34 MF |
4433 | @SIM_ENABLE_ARCH_cr16_TRUE@$(cr16_libsim_a_OBJECTS) $(cr16_libsim_a_LIBADD): cr16/hw-config.h |
4434 | ||
4435 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16/%.o: cr16/%.c | |
4436 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4437 | ||
4438 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16/%.o: common/%.c | |
4439 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
437eeee9 | 4440 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16/modules.c: | $(cr16_BUILD_OUTPUTS) |
3abb19ad | 4441 | |
70ab6bdd MF |
4442 | # These rules are copied from automake, but tweaked to use FOR_BUILD variables. |
4443 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16/gencode$(EXEEXT): $(cr16_gencode_OBJECTS) $(cr16_gencode_DEPENDENCIES) cr16/$(am__dirstamp) | |
4444 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(AM_V_CCLD)$(LINK_FOR_BUILD) $(cr16_gencode_OBJECTS) $(cr16_gencode_LDADD) | |
4445 | ||
4446 | # gencode is a build-time only tool. Override the default rules for it. | |
4447 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16/gencode.o: cr16/gencode.c | |
4448 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@ | |
4449 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16/cr16-opc.o: ../opcodes/cr16-opc.c | |
4450 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@ | |
4451 | ||
4452 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16/simops.h: cr16/gencode$(EXEEXT) | |
4453 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(AM_V_GEN)$< -h >$@ | |
4454 | ||
4455 | @SIM_ENABLE_ARCH_cr16_TRUE@cr16/table.c: cr16/gencode$(EXEEXT) | |
4456 | @SIM_ENABLE_ARCH_cr16_TRUE@ $(AM_V_GEN)$< >$@ | |
eaa678ec MF |
4457 | @SIM_ENABLE_ARCH_cris_TRUE@$(cris_libsim_a_OBJECTS) $(cris_libsim_a_LIBADD): cris/hw-config.h |
4458 | ||
4459 | @SIM_ENABLE_ARCH_cris_TRUE@cris/%.o: cris/%.c | |
4460 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4461 | ||
4462 | @SIM_ENABLE_ARCH_cris_TRUE@cris/%.o: common/%.c | |
4463 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
437eeee9 | 4464 | @SIM_ENABLE_ARCH_cris_TRUE@cris/modules.c: | $(cris_BUILD_OUTPUTS) |
70ab6bdd | 4465 | |
0a129eb1 MF |
4466 | @SIM_ENABLE_ARCH_cris_TRUE@cris/mloopv10f.c cris/engv10.h: cris/stamp-mloop-v10f ; @true |
4467 | @SIM_ENABLE_ARCH_cris_TRUE@cris/stamp-mloop-v10f: $(srccom)/genmloop.sh cris/mloop.in | |
4468 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \ | |
4469 | @SIM_ENABLE_ARCH_cris_TRUE@ -mono -no-fast -pbb -switch semcrisv10f-switch.c \ | |
4470 | @SIM_ENABLE_ARCH_cris_TRUE@ -cpu crisv10f \ | |
4471 | @SIM_ENABLE_ARCH_cris_TRUE@ -infile $(srcdir)/cris/mloop.in -outfile-prefix cris/ -outfile-suffix -v10f | |
4472 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change cris/eng-v10f.hin cris/engv10.h | |
4473 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change cris/mloop-v10f.cin cris/mloopv10f.c | |
4474 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_at)touch $@ | |
4475 | ||
0a129eb1 MF |
4476 | @SIM_ENABLE_ARCH_cris_TRUE@cris/mloopv32f.c cris/engv32.h: cris/stamp-mloop-v32f ; @true |
4477 | @SIM_ENABLE_ARCH_cris_TRUE@cris/stamp-mloop-v32f: $(srccom)/genmloop.sh cris/mloop.in | |
4478 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \ | |
4479 | @SIM_ENABLE_ARCH_cris_TRUE@ -mono -no-fast -pbb -switch semcrisv32f-switch.c \ | |
4480 | @SIM_ENABLE_ARCH_cris_TRUE@ -cpu crisv32f \ | |
4481 | @SIM_ENABLE_ARCH_cris_TRUE@ -infile $(srcdir)/cris/mloop.in -outfile-prefix cris/ -outfile-suffix -v32f | |
4482 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change cris/eng-v32f.hin cris/engv32.h | |
4483 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change cris/mloop-v32f.cin cris/mloopv32f.c | |
4484 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_at)touch $@ | |
4485 | ||
3298ee7a MF |
4486 | @SIM_ENABLE_ARCH_cris_TRUE@cris/cgen: cris/cgen-arch cris/cgen-cpu-decode-v10f cris/cgen-cpu-decode-v32f |
4487 | ||
4488 | @SIM_ENABLE_ARCH_cris_TRUE@cris/cgen-arch: | |
4489 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_GEN)mach=crisv10,crisv32 FLAGS="with-scache with-profile=fn"; $(CGEN_GEN_ARCH) | |
4490 | @SIM_ENABLE_ARCH_cris_TRUE@cris/arch.h cris/arch.c cris/cpuall.h: @CGEN_MAINT@ cris/cgen-arch | |
4491 | ||
4492 | @SIM_ENABLE_ARCH_cris_TRUE@cris/cgen-cpu-decode-v10f: | |
4493 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_GEN)cpu=crisv10f mach=crisv10 SUFFIX=v10 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE) | |
4494 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change $(srcdir)/cris/semv10-switch.c $(srcdir)/cris/semcrisv10f-switch.c | |
4495 | @SIM_ENABLE_ARCH_cris_TRUE@cris/cpuv10.h cris/cpuv10.c cris/semcrisv10f-switch.c cris/modelv10.c cris/decodev10.c cris/decodev10.h: @CGEN_MAINT@ cris/cgen-cpu-decode-v10f | |
4496 | ||
4497 | @SIM_ENABLE_ARCH_cris_TRUE@cris/cgen-cpu-decode-v32f: | |
4498 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_GEN)cpu=crisv32f mach=crisv32 SUFFIX=v32 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE) | |
4499 | @SIM_ENABLE_ARCH_cris_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change $(srcdir)/cris/semv32-switch.c $(srcdir)/cris/semcrisv32f-switch.c | |
4500 | @SIM_ENABLE_ARCH_cris_TRUE@cris/cpuv32.h cris/cpuv32.c cris/semcrisv32f-switch.c cris/modelv32.c cris/decodev32.c cris/decodev32.h: @CGEN_MAINT@ cris/cgen-cpu-decode-v32f | |
faf177df MF |
4501 | @SIM_ENABLE_ARCH_d10v_TRUE@$(d10v_libsim_a_OBJECTS) $(d10v_libsim_a_LIBADD): d10v/hw-config.h |
4502 | ||
4503 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v/%.o: d10v/%.c | |
4504 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4505 | ||
4506 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v/%.o: common/%.c | |
4507 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
437eeee9 | 4508 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v/modules.c: | $(d10v_BUILD_OUTPUTS) |
3298ee7a | 4509 | |
70ab6bdd MF |
4510 | # These rules are copied from automake, but tweaked to use FOR_BUILD variables. |
4511 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v/gencode$(EXEEXT): $(d10v_gencode_OBJECTS) $(d10v_gencode_DEPENDENCIES) d10v/$(am__dirstamp) | |
4512 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(AM_V_CCLD)$(LINK_FOR_BUILD) $(d10v_gencode_OBJECTS) $(d10v_gencode_LDADD) | |
4513 | ||
4514 | # gencode is a build-time only tool. Override the default rules for it. | |
4515 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v/gencode.o: d10v/gencode.c | |
4516 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@ | |
4517 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v/d10v-opc.o: ../opcodes/d10v-opc.c | |
4518 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@ | |
4519 | ||
4520 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v/simops.h: d10v/gencode$(EXEEXT) | |
4521 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(AM_V_GEN)$< -h >$@ | |
4522 | ||
4523 | @SIM_ENABLE_ARCH_d10v_TRUE@d10v/table.c: d10v/gencode$(EXEEXT) | |
4524 | @SIM_ENABLE_ARCH_d10v_TRUE@ $(AM_V_GEN)$< >$@ | |
3f6c63ac MF |
4525 | @SIM_ENABLE_ARCH_erc32_TRUE@$(erc32_libsim_a_OBJECTS) $(erc32_libsim_a_LIBADD): erc32/hw-config.h |
4526 | ||
4527 | @SIM_ENABLE_ARCH_erc32_TRUE@erc32/%.o: erc32/%.c | |
4528 | @SIM_ENABLE_ARCH_erc32_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4529 | ||
4530 | @SIM_ENABLE_ARCH_erc32_TRUE@erc32/%.o: common/%.c | |
4531 | @SIM_ENABLE_ARCH_erc32_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
c0c25232 MF |
4532 | |
4533 | @SIM_ENABLE_ARCH_erc32_TRUE@erc32/sis$(EXEEXT): erc32/run$(EXEEXT) | |
4534 | @SIM_ENABLE_ARCH_erc32_TRUE@ $(AM_V_GEN)ln $< $@ 2>/dev/null || $(LN_S) $< $@ 2>/dev/null || cp -p $< $@ | |
63bf33ff MF |
4535 | @SIM_ENABLE_ARCH_erc32_TRUE@sim-%D-install-exec-local: installdirs |
4536 | @SIM_ENABLE_ARCH_erc32_TRUE@ $(AM_V_at)$(MKDIR_P) $(DESTDIR)$(bindir) | |
4537 | @SIM_ENABLE_ARCH_erc32_TRUE@ n=`echo sis | sed '$(program_transform_name)'`; \ | |
c95bd911 | 4538 | @SIM_ENABLE_ARCH_erc32_TRUE@ $(LIBTOOL) --mode=install $(INSTALL_PROGRAM) erc32/run$(EXEEXT) $(DESTDIR)$(bindir)/$$n$(EXEEXT) |
59d8576e MF |
4539 | @SIM_ENABLE_ARCH_erc32_TRUE@sim-erc32-uninstall-local: |
4540 | @SIM_ENABLE_ARCH_erc32_TRUE@ rm -f $(DESTDIR)$(bindir)/sis | |
16a6d542 MF |
4541 | @SIM_ENABLE_ARCH_examples_TRUE@$(example_synacor_libsim_a_OBJECTS) $(example_synacor_libsim_a_LIBADD): example-synacor/hw-config.h |
4542 | ||
4543 | @SIM_ENABLE_ARCH_examples_TRUE@example-synacor/%.o: example-synacor/%.c | |
4544 | @SIM_ENABLE_ARCH_examples_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4545 | ||
4546 | @SIM_ENABLE_ARCH_examples_TRUE@example-synacor/%.o: common/%.c | |
4547 | @SIM_ENABLE_ARCH_examples_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
c26946a4 MF |
4548 | @SIM_ENABLE_ARCH_frv_TRUE@$(frv_libsim_a_OBJECTS) $(frv_libsim_a_LIBADD): frv/hw-config.h |
4549 | ||
4550 | @SIM_ENABLE_ARCH_frv_TRUE@frv/%.o: frv/%.c | |
4551 | @SIM_ENABLE_ARCH_frv_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4552 | ||
4553 | @SIM_ENABLE_ARCH_frv_TRUE@frv/%.o: common/%.c | |
4554 | @SIM_ENABLE_ARCH_frv_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
437eeee9 | 4555 | @SIM_ENABLE_ARCH_frv_TRUE@frv/modules.c: | $(frv_BUILD_OUTPUTS) |
70ab6bdd | 4556 | |
0a129eb1 MF |
4557 | @SIM_ENABLE_ARCH_frv_TRUE@frv/mloop.c frv/eng.h: frv/stamp-mloop ; @true |
4558 | @SIM_ENABLE_ARCH_frv_TRUE@frv/stamp-mloop: $(srccom)/genmloop.sh frv/mloop.in | |
4559 | @SIM_ENABLE_ARCH_frv_TRUE@ $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \ | |
4560 | @SIM_ENABLE_ARCH_frv_TRUE@ -mono -scache -parallel-generic-write -parallel-only \ | |
4561 | @SIM_ENABLE_ARCH_frv_TRUE@ -cpu frvbf \ | |
4562 | @SIM_ENABLE_ARCH_frv_TRUE@ -infile $(srcdir)/frv/mloop.in -outfile-prefix frv/ | |
4563 | @SIM_ENABLE_ARCH_frv_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change frv/eng.hin frv/eng.h | |
4564 | @SIM_ENABLE_ARCH_frv_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change frv/mloop.cin frv/mloop.c | |
4565 | @SIM_ENABLE_ARCH_frv_TRUE@ $(AM_V_at)touch $@ | |
4566 | ||
cd313814 MF |
4567 | @SIM_ENABLE_ARCH_frv_TRUE@frv/cgen: frv/cgen-arch frv/cgen-cpu-decode |
4568 | ||
4569 | @SIM_ENABLE_ARCH_frv_TRUE@frv/cgen-arch: | |
4570 | @SIM_ENABLE_ARCH_frv_TRUE@ $(AM_V_GEN)mach=all FLAGS="with-scache"; $(CGEN_GEN_ARCH) | |
4571 | @SIM_ENABLE_ARCH_frv_TRUE@frv/arch.h frv/arch.c frv/cpuall.h: @CGEN_MAINT@ frv/cgen-arch | |
4572 | ||
4573 | @SIM_ENABLE_ARCH_frv_TRUE@frv/cgen-cpu-decode: | |
4574 | @SIM_ENABLE_ARCH_frv_TRUE@ $(AM_V_GEN)cpu=frvbf mach=frv,fr550,fr500,fr450,fr400,tomcat,simple FLAGS="with-scache with-profile=fn with-generic-write with-parallel-only" EXTRAFILES="$(CGEN_CPU_SEM)"; $(CGEN_GEN_CPU_DECODE) | |
4575 | @SIM_ENABLE_ARCH_frv_TRUE@frv/cpu.h frv/sem.c frv/model.c frv/decode.c frv/decode.h: @CGEN_MAINT@ frv/cgen-cpu-decode | |
6fe4bd8c MF |
4576 | @SIM_ENABLE_ARCH_ft32_TRUE@$(ft32_libsim_a_OBJECTS) $(ft32_libsim_a_LIBADD): ft32/hw-config.h |
4577 | ||
4578 | @SIM_ENABLE_ARCH_ft32_TRUE@ft32/%.o: ft32/%.c | |
4579 | @SIM_ENABLE_ARCH_ft32_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4580 | ||
4581 | @SIM_ENABLE_ARCH_ft32_TRUE@ft32/%.o: common/%.c | |
4582 | @SIM_ENABLE_ARCH_ft32_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
3e9c9407 MF |
4583 | @SIM_ENABLE_ARCH_h8300_TRUE@$(h8300_libsim_a_OBJECTS) $(h8300_libsim_a_LIBADD): h8300/hw-config.h |
4584 | ||
4585 | @SIM_ENABLE_ARCH_h8300_TRUE@h8300/%.o: h8300/%.c | |
4586 | @SIM_ENABLE_ARCH_h8300_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4587 | ||
4588 | @SIM_ENABLE_ARCH_h8300_TRUE@h8300/%.o: common/%.c | |
4589 | @SIM_ENABLE_ARCH_h8300_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
1486f22b MF |
4590 | @SIM_ENABLE_ARCH_iq2000_TRUE@$(iq2000_libsim_a_OBJECTS) $(iq2000_libsim_a_LIBADD): iq2000/hw-config.h |
4591 | ||
4592 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/%.o: iq2000/%.c | |
4593 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4594 | ||
4595 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/%.o: common/%.c | |
4596 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
437eeee9 | 4597 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/modules.c: | $(iq2000_BUILD_OUTPUTS) |
cd313814 | 4598 | |
0a129eb1 MF |
4599 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/mloop.c iq2000/eng.h: iq2000/stamp-mloop ; @true |
4600 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/stamp-mloop: $(srccom)/genmloop.sh iq2000/mloop.in | |
4601 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \ | |
4602 | @SIM_ENABLE_ARCH_iq2000_TRUE@ -mono -fast -pbb -switch sem-switch.c \ | |
4603 | @SIM_ENABLE_ARCH_iq2000_TRUE@ -cpu iq2000bf \ | |
4604 | @SIM_ENABLE_ARCH_iq2000_TRUE@ -infile $(srcdir)/iq2000/mloop.in -outfile-prefix iq2000/ | |
4605 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change iq2000/eng.hin iq2000/eng.h | |
4606 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change iq2000/mloop.cin iq2000/mloop.c | |
4607 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(AM_V_at)touch $@ | |
4608 | ||
d5dd8f5d MF |
4609 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/cgen: iq2000/cgen-arch iq2000/cgen-cpu-decode |
4610 | ||
4611 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/cgen-arch: | |
4612 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(AM_V_GEN)mach=iq2000 FLAGS="with-scache with-profile=fn"; $(CGEN_GEN_ARCH) | |
4613 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/arch.h iq2000/arch.c iq2000/cpuall.h: @CGEN_MAINT@ iq2000/cgen-arch | |
4614 | ||
4615 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/cgen-cpu-decode: | |
4616 | @SIM_ENABLE_ARCH_iq2000_TRUE@ $(AM_V_GEN)cpu=iq2000bf mach=iq2000 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE) | |
4617 | @SIM_ENABLE_ARCH_iq2000_TRUE@iq2000/cpu.h iq2000/sem.c iq2000/sem-switch.c iq2000/model.c iq2000/decode.c iq2000/decode.h: @CGEN_MAINT@ iq2000/cgen-cpu-decode | |
000f7bee MF |
4618 | @SIM_ENABLE_ARCH_lm32_TRUE@$(lm32_libsim_a_OBJECTS) $(lm32_libsim_a_LIBADD): lm32/hw-config.h |
4619 | ||
4620 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32/%.o: lm32/%.c | |
4621 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4622 | ||
4623 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32/%.o: common/%.c | |
4624 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
437eeee9 | 4625 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32/modules.c: | $(lm32_BUILD_OUTPUTS) |
d5dd8f5d | 4626 | |
0a129eb1 MF |
4627 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32/mloop.c lm32/eng.h: lm32/stamp-mloop ; @true |
4628 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32/stamp-mloop: $(srccom)/genmloop.sh lm32/mloop.in | |
4629 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \ | |
4630 | @SIM_ENABLE_ARCH_lm32_TRUE@ -mono -fast -pbb -switch sem-switch.c \ | |
4631 | @SIM_ENABLE_ARCH_lm32_TRUE@ -cpu lm32bf \ | |
4632 | @SIM_ENABLE_ARCH_lm32_TRUE@ -infile $(srcdir)/lm32/mloop.in -outfile-prefix lm32/ | |
4633 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change lm32/eng.hin lm32/eng.h | |
4634 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change lm32/mloop.cin lm32/mloop.c | |
4635 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(AM_V_at)touch $@ | |
4636 | ||
86958583 MF |
4637 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32/cgen: lm32/cgen-arch lm32/cgen-cpu-decode |
4638 | ||
4639 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32/cgen-arch: | |
4640 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(AM_V_GEN)mach=all FLAGS="with-scache with-profile=fn"; $(CGEN_GEN_ARCH) | |
4641 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32/arch.h lm32/arch.c lm32/cpuall.h: @CGEN_MAINT@ lm32/cgen-arch | |
4642 | ||
4643 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32/cgen-cpu-decode: | |
4644 | @SIM_ENABLE_ARCH_lm32_TRUE@ $(AM_V_GEN)cpu=lm32bf mach=lm32 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE) | |
4645 | @SIM_ENABLE_ARCH_lm32_TRUE@lm32/cpu.h lm32/sem.c lm32/sem-switch.c lm32/model.c lm32/decode.c lm32/decode.h: @CGEN_MAINT@ lm32/cgen-cpu-decode | |
ba3a8498 MF |
4646 | @SIM_ENABLE_ARCH_m32c_TRUE@$(m32c_libsim_a_OBJECTS) $(m32c_libsim_a_LIBADD): m32c/hw-config.h |
4647 | ||
4648 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c/%.o: m32c/%.c | |
4649 | @SIM_ENABLE_ARCH_m32c_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
86958583 | 4650 | |
ba3a8498 MF |
4651 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c/%.o: common/%.c |
4652 | @SIM_ENABLE_ARCH_m32c_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
437eeee9 | 4653 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c/modules.c: | $(m32c_BUILD_OUTPUTS) |
c0c25232 | 4654 | |
70ab6bdd MF |
4655 | # These rules are copied from automake, but tweaked to use FOR_BUILD variables. |
4656 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c/opc2c$(EXEEXT): $(m32c_opc2c_OBJECTS) $(m32c_opc2c_DEPENDENCIES) m32c/$(am__dirstamp) | |
4657 | @SIM_ENABLE_ARCH_m32c_TRUE@ $(AM_V_CCLD)$(LINK_FOR_BUILD) $(m32c_opc2c_OBJECTS) $(m32c_opc2c_LDADD) | |
4658 | ||
4659 | # opc2c is a build-time only tool. Override the default rules for it. | |
4660 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c/opc2c.o: m32c/opc2c.c | |
4661 | @SIM_ENABLE_ARCH_m32c_TRUE@ $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@ | |
4662 | ||
4663 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c/m32c.c: m32c/m32c.opc m32c/opc2c$(EXEEXT) | |
4664 | @SIM_ENABLE_ARCH_m32c_TRUE@ $(AM_V_GEN)$(m32c_OPC2C_RUN) -l $@.log $< > $@.tmp | |
4665 | @SIM_ENABLE_ARCH_m32c_TRUE@ $(AM_V_at)mv $@.tmp $@ | |
4666 | ||
4667 | @SIM_ENABLE_ARCH_m32c_TRUE@m32c/r8c.c: m32c/r8c.opc m32c/opc2c$(EXEEXT) | |
4668 | @SIM_ENABLE_ARCH_m32c_TRUE@ $(AM_V_GEN)$(m32c_OPC2C_RUN) -l $@.log $< > $@.tmp | |
4669 | @SIM_ENABLE_ARCH_m32c_TRUE@ $(AM_V_at)mv $@.tmp $@ | |
8136f057 MF |
4670 | @SIM_ENABLE_ARCH_m32r_TRUE@$(m32r_libsim_a_OBJECTS) $(m32r_libsim_a_LIBADD): m32r/hw-config.h |
4671 | ||
4672 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/%.o: m32r/%.c | |
4673 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4674 | ||
4675 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/%.o: common/%.c | |
4676 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
437eeee9 | 4677 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/modules.c: | $(m32r_BUILD_OUTPUTS) |
70ab6bdd | 4678 | |
0a129eb1 MF |
4679 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/mloop.c m32r/eng.h: m32r/stamp-mloop ; @true |
4680 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/stamp-mloop: $(srccom)/genmloop.sh m32r/mloop.in | |
4681 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \ | |
4682 | @SIM_ENABLE_ARCH_m32r_TRUE@ -mono -fast -pbb -switch sem-switch.c \ | |
4683 | @SIM_ENABLE_ARCH_m32r_TRUE@ -cpu m32rbf \ | |
4684 | @SIM_ENABLE_ARCH_m32r_TRUE@ -infile $(srcdir)/m32r/mloop.in -outfile-prefix m32r/ | |
4685 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change m32r/eng.hin m32r/eng.h | |
4686 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change m32r/mloop.cin m32r/mloop.c | |
4687 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_at)touch $@ | |
4688 | ||
0a129eb1 MF |
4689 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/mloopx.c m32r/engx.h: m32r/stamp-mloop ; @true |
4690 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/stamp-mloop-x: $(srccom)/genmloop.sh m32r/mloop.in | |
4691 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \ | |
4692 | @SIM_ENABLE_ARCH_m32r_TRUE@ -mono -no-fast -pbb -parallel-write -switch semx-switch.c \ | |
4693 | @SIM_ENABLE_ARCH_m32r_TRUE@ -cpu m32rxf \ | |
4694 | @SIM_ENABLE_ARCH_m32r_TRUE@ -infile $(srcdir)/m32r/mloopx.in -outfile-prefix m32r/ -outfile-suffix x | |
4695 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change m32r/engx.hin m32r/engx.h | |
4696 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change m32r/mloopx.cin m32r/mloopx.c | |
4697 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_at)touch $@ | |
4698 | ||
0a129eb1 MF |
4699 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/mloop2.c m32r/eng2.h: m32r/stamp-mloop ; @true |
4700 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/stamp-mloop-2: $(srccom)/genmloop.sh m32r/mloop.in | |
4701 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \ | |
4702 | @SIM_ENABLE_ARCH_m32r_TRUE@ -mono -no-fast -pbb -parallel-write -switch sem2-switch.c \ | |
4703 | @SIM_ENABLE_ARCH_m32r_TRUE@ -cpu m32r2f \ | |
4704 | @SIM_ENABLE_ARCH_m32r_TRUE@ -infile $(srcdir)/m32r/mloop2.in -outfile-prefix m32r/ -outfile-suffix 2 | |
4705 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change m32r/eng2.hin m32r/eng2.h | |
4706 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change m32r/mloop2.cin m32r/mloop2.c | |
4707 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_at)touch $@ | |
4708 | ||
cf764309 MF |
4709 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cgen: m32r/cgen-arch m32r/cgen-cpu-decode m32r/cgen-cpu-decode-x m32r/cgen-cpu-decode-2 |
4710 | ||
4711 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cgen-arch: | |
4712 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_GEN)mach=all FLAGS="with-scache with-profile=fn"; $(CGEN_GEN_ARCH) | |
4713 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/arch.h m32r/arch.c m32r/cpuall.h: @CGEN_MAINT@ m32r/cgen-arch | |
4714 | ||
4715 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cgen-cpu-decode: | |
4716 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_GEN)cpu=m32rbf mach=m32r FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE) | |
4717 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cpu.h m32r/sem.c m32r/sem-switch.c m32r/model.c m32r/decode.c m32r/decode.h: @CGEN_MAINT@ m32r/cgen-cpu-decode | |
4718 | ||
4719 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cgen-cpu-decode-x: | |
4720 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_GEN)cpu=m32rxf mach=m32rx SUFFIX=x FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE) | |
4721 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cpux.h m32r/semx-switch.c m32r/modelx.c m32r/decodex.c m32r/decodex.h: @CGEN_MAINT@ m32r/cgen-cpu-decode-x | |
4722 | ||
4723 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cgen-cpu-decode-2: | |
4724 | @SIM_ENABLE_ARCH_m32r_TRUE@ $(AM_V_GEN)cpu=m32r2f mach=m32r2 SUFFIX=2 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE) | |
4725 | @SIM_ENABLE_ARCH_m32r_TRUE@m32r/cpu2.h m32r/sem2-switch.c m32r/model2.c m32r/decode2.c m32r/decode2.h: @CGEN_MAINT@ m32r/cgen-cpu-decode-2 | |
ccb68071 MF |
4726 | @SIM_ENABLE_ARCH_m68hc11_TRUE@$(m68hc11_libsim_a_OBJECTS) $(m68hc11_libsim_a_LIBADD): m68hc11/hw-config.h |
4727 | ||
4728 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/%.o: m68hc11/%.c | |
4729 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4730 | ||
4731 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/%.o: common/%.c | |
4732 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
437eeee9 | 4733 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/modules.c: | $(m68hc11_BUILD_OUTPUTS) |
cf764309 | 4734 | |
70ab6bdd MF |
4735 | # These rules are copied from automake, but tweaked to use FOR_BUILD variables. |
4736 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/gencode$(EXEEXT): $(m68hc11_gencode_OBJECTS) $(m68hc11_gencode_DEPENDENCIES) m68hc11/$(am__dirstamp) | |
4737 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(AM_V_CCLD)$(LINK_FOR_BUILD) $(m68hc11_gencode_OBJECTS) $(m68hc11_gencode_LDADD) | |
4738 | ||
4739 | # gencode is a build-time only tool. Override the default rules for it. | |
4740 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/gencode.o: m68hc11/gencode.c | |
4741 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@ | |
4742 | ||
4743 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/m68hc11int.c: m68hc11/gencode$(EXEEXT) | |
4744 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(AM_V_GEN)$< -m6811 >$@ | |
4745 | ||
4746 | @SIM_ENABLE_ARCH_m68hc11_TRUE@m68hc11/m68hc12int.c: m68hc11/gencode$(EXEEXT) | |
4747 | @SIM_ENABLE_ARCH_m68hc11_TRUE@ $(AM_V_GEN)$< -m6812 >$@ | |
dfceaa0d MF |
4748 | @SIM_ENABLE_ARCH_mcore_TRUE@$(mcore_libsim_a_OBJECTS) $(mcore_libsim_a_LIBADD): mcore/hw-config.h |
4749 | ||
4750 | @SIM_ENABLE_ARCH_mcore_TRUE@mcore/%.o: mcore/%.c | |
4751 | @SIM_ENABLE_ARCH_mcore_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4752 | ||
4753 | @SIM_ENABLE_ARCH_mcore_TRUE@mcore/%.o: common/%.c | |
4754 | @SIM_ENABLE_ARCH_mcore_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
a6ead840 MF |
4755 | @SIM_ENABLE_ARCH_microblaze_TRUE@$(microblaze_libsim_a_OBJECTS) $(microblaze_libsim_a_LIBADD): microblaze/hw-config.h |
4756 | ||
4757 | @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze/%.o: microblaze/%.c | |
4758 | @SIM_ENABLE_ARCH_microblaze_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4759 | ||
4760 | @SIM_ENABLE_ARCH_microblaze_TRUE@microblaze/%.o: common/%.c | |
4761 | @SIM_ENABLE_ARCH_microblaze_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
1f1afa43 MF |
4762 | @SIM_ENABLE_ARCH_mips_TRUE@$(mips_libsim_a_OBJECTS) $(mips_libsim_a_LIBADD): mips/hw-config.h |
4763 | ||
4764 | @SIM_ENABLE_ARCH_mips_TRUE@mips/%.o: mips/%.c | |
4765 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
4766 | ||
4767 | @SIM_ENABLE_ARCH_mips_TRUE@mips/%.o: common/%.c | |
4768 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_at)$(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) | |
437eeee9 | 4769 | @SIM_ENABLE_ARCH_mips_TRUE@mips/modules.c: | $(mips_BUILD_OUTPUTS) |
70ab6bdd | 4770 | |
49d3ce6c | 4771 | @SIM_ENABLE_ARCH_mips_TRUE@$(mips_BUILT_SRC_FROM_IGEN_ITABLE): mips/stamp-igen-itable |
3a31051b | 4772 | @SIM_ENABLE_ARCH_mips_TRUE@$(mips_BUILT_SRC_FROM_GEN_MODE_SINGLE): mips/stamp-gen-mode-single |
f6d58d40 MF |
4773 | @SIM_ENABLE_ARCH_mips_TRUE@$(mips_BUILT_SRC_FROM_GEN_MODE_M16_M16): mips/stamp-gen-mode-m16-m16 |
4774 | @SIM_ENABLE_ARCH_mips_TRUE@$(mips_BUILT_SRC_FROM_GEN_MODE_M16_M32): mips/stamp-gen-mode-m16-m32 | |
f12c3c63 | 4775 | @SIM_ENABLE_ARCH_mips_TRUE@$(SIM_MIPS_MULTI_SRC): mips/stamp-gen-mode-multi-igen mips/stamp-gen-mode-multi-run |
49d3ce6c MF |
4776 | |
4777 | @SIM_ENABLE_ARCH_mips_TRUE@mips/stamp-igen-itable: $(mips_IGEN_INSN) $(mips_IGEN_INSN_INC) $(IGEN) | |
4778 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_GEN)$(IGEN_RUN) \ | |
4779 | @SIM_ENABLE_ARCH_mips_TRUE@ $(mips_IGEN_TRACE) \ | |
4780 | @SIM_ENABLE_ARCH_mips_TRUE@ -I $(srcdir)/mips \ | |
4781 | @SIM_ENABLE_ARCH_mips_TRUE@ -Werror \ | |
4782 | @SIM_ENABLE_ARCH_mips_TRUE@ -Wnodiscard \ | |
4783 | @SIM_ENABLE_ARCH_mips_TRUE@ -Wnowidth \ | |
4784 | @SIM_ENABLE_ARCH_mips_TRUE@ -Wnounimplemented \ | |
4785 | @SIM_ENABLE_ARCH_mips_TRUE@ $(SIM_MIPS_IGEN_ITABLE_FLAGS) \ | |
4786 | @SIM_ENABLE_ARCH_mips_TRUE@ -G gen-direct-access \ | |
4787 | @SIM_ENABLE_ARCH_mips_TRUE@ -G gen-zero-r0 \ | |
4788 | @SIM_ENABLE_ARCH_mips_TRUE@ -i $(mips_IGEN_INSN) \ | |
4789 | @SIM_ENABLE_ARCH_mips_TRUE@ -n itable.h -ht mips/itable.h \ | |
4790 | @SIM_ENABLE_ARCH_mips_TRUE@ -n itable.c -t mips/itable.c | |
4791 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_at)touch $@ | |
4792 | ||
3a31051b MF |
4793 | @SIM_ENABLE_ARCH_mips_TRUE@mips/stamp-gen-mode-single: $(mips_IGEN_INSN) $(mips_IGEN_INSN_INC) $(mips_IGEN_DC) $(IGEN) |
4794 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_GEN)$(IGEN_RUN) \ | |
4795 | @SIM_ENABLE_ARCH_mips_TRUE@ $(mips_IGEN_TRACE) \ | |
4796 | @SIM_ENABLE_ARCH_mips_TRUE@ -I $(srcdir)/mips \ | |
4797 | @SIM_ENABLE_ARCH_mips_TRUE@ -Werror \ | |
4798 | @SIM_ENABLE_ARCH_mips_TRUE@ -Wnodiscard \ | |
4799 | @SIM_ENABLE_ARCH_mips_TRUE@ $(SIM_MIPS_SINGLE_FLAGS) \ | |
4800 | @SIM_ENABLE_ARCH_mips_TRUE@ -G gen-direct-access \ | |
4801 | @SIM_ENABLE_ARCH_mips_TRUE@ -G gen-zero-r0 \ | |
4802 | @SIM_ENABLE_ARCH_mips_TRUE@ -B 32 \ | |
4803 | @SIM_ENABLE_ARCH_mips_TRUE@ -H 31 \ | |
4804 | @SIM_ENABLE_ARCH_mips_TRUE@ -i $(mips_IGEN_INSN) \ | |
4805 | @SIM_ENABLE_ARCH_mips_TRUE@ -o $(mips_IGEN_DC) \ | |
4806 | @SIM_ENABLE_ARCH_mips_TRUE@ -x \ | |
4807 | @SIM_ENABLE_ARCH_mips_TRUE@ -n icache.h -hc mips/icache.h \ | |
4808 | @SIM_ENABLE_ARCH_mips_TRUE@ -n icache.c -c mips/icache.c \ | |
4809 | @SIM_ENABLE_ARCH_mips_TRUE@ -n semantics.h -hs mips/semantics.h \ | |
4810 | @SIM_ENABLE_ARCH_mips_TRUE@ -n semantics.c -s mips/semantics.c \ | |
4811 | @SIM_ENABLE_ARCH_mips_TRUE@ -n idecode.h -hd mips/idecode.h \ | |
4812 | @SIM_ENABLE_ARCH_mips_TRUE@ -n idecode.c -d mips/idecode.c \ | |
4813 | @SIM_ENABLE_ARCH_mips_TRUE@ -n model.h -hm mips/model.h \ | |
4814 | @SIM_ENABLE_ARCH_mips_TRUE@ -n model.c -m mips/model.c \ | |
4815 | @SIM_ENABLE_ARCH_mips_TRUE@ -n support.h -hf mips/support.h \ | |
4816 | @SIM_ENABLE_ARCH_mips_TRUE@ -n support.c -f mips/support.c \ | |
4817 | @SIM_ENABLE_ARCH_mips_TRUE@ -n engine.h -he mips/engine.h \ | |
4818 | @SIM_ENABLE_ARCH_mips_TRUE@ -n engine.c -e mips/engine.c \ | |
4819 | @SIM_ENABLE_ARCH_mips_TRUE@ -n irun.c -r mips/irun.c | |
4820 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_at)touch $@ | |
4821 | ||
f6d58d40 MF |
4822 | @SIM_ENABLE_ARCH_mips_TRUE@mips/stamp-gen-mode-m16-m16: $(mips_IGEN_INSN) $(mips_IGEN_INSN_INC) $(mips_M16_DC) $(IGEN) |
4823 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_GEN)$(IGEN_RUN) \ | |
4824 | @SIM_ENABLE_ARCH_mips_TRUE@ $(mips_IGEN_TRACE) \ | |
4825 | @SIM_ENABLE_ARCH_mips_TRUE@ -I $(srcdir)/mips \ | |
4826 | @SIM_ENABLE_ARCH_mips_TRUE@ -Werror \ | |
4827 | @SIM_ENABLE_ARCH_mips_TRUE@ -Wnodiscard \ | |
4828 | @SIM_ENABLE_ARCH_mips_TRUE@ $(SIM_MIPS_M16_FLAGS) \ | |
4829 | @SIM_ENABLE_ARCH_mips_TRUE@ -G gen-direct-access \ | |
4830 | @SIM_ENABLE_ARCH_mips_TRUE@ -G gen-zero-r0 \ | |
4831 | @SIM_ENABLE_ARCH_mips_TRUE@ -B 16 \ | |
4832 | @SIM_ENABLE_ARCH_mips_TRUE@ -H 15 \ | |
4833 | @SIM_ENABLE_ARCH_mips_TRUE@ -i $(mips_IGEN_INSN) \ | |
4834 | @SIM_ENABLE_ARCH_mips_TRUE@ -o $(mips_M16_DC) \ | |
4835 | @SIM_ENABLE_ARCH_mips_TRUE@ -P m16_ \ | |
4836 | @SIM_ENABLE_ARCH_mips_TRUE@ -x \ | |
4837 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m16_icache.h -hc mips/m16_icache.h \ | |
4838 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m16_icache.c -c mips/m16_icache.c \ | |
4839 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m16_semantics.h -hs mips/m16_semantics.h \ | |
4840 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m16_semantics.c -s mips/m16_semantics.c \ | |
4841 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m16_idecode.h -hd mips/m16_idecode.h \ | |
4842 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m16_idecode.c -d mips/m16_idecode.c \ | |
4843 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m16_model.h -hm mips/m16_model.h \ | |
4844 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m16_model.c -m mips/m16_model.c \ | |
4845 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m16_support.h -hf mips/m16_support.h \ | |
4846 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m16_support.c -f mips/m16_support.c | |
4847 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_at)touch $@ | |
4848 | ||
4849 | @SIM_ENABLE_ARCH_mips_TRUE@mips/stamp-gen-mode-m16-m32: $(mips_IGEN_INSN) $(mips_IGEN_INSN_INC) $(mips_IGEN_DC) $(IGEN) | |
4850 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_GEN)$(IGEN_RUN) \ | |
4851 | @SIM_ENABLE_ARCH_mips_TRUE@ $(mips_IGEN_TRACE) \ | |
4852 | @SIM_ENABLE_ARCH_mips_TRUE@ -I $(srcdir)/mips \ | |
4853 | @SIM_ENABLE_ARCH_mips_TRUE@ -Werror \ | |
4854 | @SIM_ENABLE_ARCH_mips_TRUE@ -Wnodiscard \ | |
4855 | @SIM_ENABLE_ARCH_mips_TRUE@ $(SIM_MIPS_SINGLE_FLAGS) \ | |
4856 | @SIM_ENABLE_ARCH_mips_TRUE@ -G gen-direct-access \ | |
4857 | @SIM_ENABLE_ARCH_mips_TRUE@ -G gen-zero-r0 \ | |
4858 | @SIM_ENABLE_ARCH_mips_TRUE@ -B 32 \ | |
4859 | @SIM_ENABLE_ARCH_mips_TRUE@ -H 31 \ | |
4860 | @SIM_ENABLE_ARCH_mips_TRUE@ -i $(mips_IGEN_INSN) \ | |
4861 | @SIM_ENABLE_ARCH_mips_TRUE@ -o $(mips_IGEN_DC) \ | |
4862 | @SIM_ENABLE_ARCH_mips_TRUE@ -P m32_ \ | |
4863 | @SIM_ENABLE_ARCH_mips_TRUE@ -x \ | |
4864 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m32_icache.h -hc mips/m32_icache.h \ | |
4865 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m32_icache.c -c mips/m32_icache.c \ | |
4866 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m32_semantics.h -hs mips/m32_semantics.h \ | |
4867 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m32_semantics.c -s mips/m32_semantics.c \ | |
4868 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m32_idecode.h -hd mips/m32_idecode.h \ | |
4869 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m32_idecode.c -d mips/m32_idecode.c \ | |
4870 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m32_model.h -hm mips/m32_model.h \ | |
4871 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m32_model.c -m mips/m32_model.c \ | |
4872 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m32_support.h -hf mips/m32_support.h \ | |
4873 | @SIM_ENABLE_ARCH_mips_TRUE@ -n m32_support.c -f mips/m32_support.c | |
4874 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_at)touch $@ | |
4875 | ||
f12c3c63 MF |
4876 | @SIM_ENABLE_ARCH_mips_TRUE@mips/stamp-gen-mode-multi-igen: $(mips_IGEN_INSN) $(mips_IGEN_INSN_INC) $(mips_IGEN_DC) $(mips_M16_DC) $(mips_MICROMIPS32_DC) $(mips_MICROMIPS16_DC) $(IGEN) |
4877 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_GEN)\ | |
4878 | @SIM_ENABLE_ARCH_mips_TRUE@ for t in $(SIM_MIPS_MULTI_IGEN_CONFIGS); do \ | |
4879 | @SIM_ENABLE_ARCH_mips_TRUE@ p=`echo $${t} | sed -e 's/:.*//'` ; \ | |
4880 | @SIM_ENABLE_ARCH_mips_TRUE@ m=`echo $${t} | sed -e 's/.*:\(.*\):.*/\1/'` ; \ | |
4881 | @SIM_ENABLE_ARCH_mips_TRUE@ f=`echo $${t} | sed -e 's/.*://'` ; \ | |
4882 | @SIM_ENABLE_ARCH_mips_TRUE@ case $${p} in \ | |
4883 | @SIM_ENABLE_ARCH_mips_TRUE@ micromips16*) \ | |
4884 | @SIM_ENABLE_ARCH_mips_TRUE@ e="-B 16 -H 15 -o $(mips_MICROMIPS16_DC) -F 16" ;; \ | |
4885 | @SIM_ENABLE_ARCH_mips_TRUE@ micromips32* | micromips64*) \ | |
4886 | @SIM_ENABLE_ARCH_mips_TRUE@ e="-B 32 -H 31 -o $(mips_MICROMIPS32_DC) -F $${f}" ;; \ | |
4887 | @SIM_ENABLE_ARCH_mips_TRUE@ micromips_m32*) \ | |
4888 | @SIM_ENABLE_ARCH_mips_TRUE@ e="-B 32 -H 31 -o $(mips_IGEN_DC) -F $${f}"; \ | |
4889 | @SIM_ENABLE_ARCH_mips_TRUE@ m="mips32r2,mips3d,mdmx,dsp,dsp2,smartmips" ;; \ | |
4890 | @SIM_ENABLE_ARCH_mips_TRUE@ micromips_m64*) \ | |
4891 | @SIM_ENABLE_ARCH_mips_TRUE@ e="-B 32 -H 31 -o $(mips_IGEN_DC) -F $${f}"; \ | |
4892 | @SIM_ENABLE_ARCH_mips_TRUE@ m="mips64r2,mips3d,mdmx,dsp,dsp2,smartmips" ;; \ | |
4893 | @SIM_ENABLE_ARCH_mips_TRUE@ m16*) \ | |
4894 | @SIM_ENABLE_ARCH_mips_TRUE@ e="-B 16 -H 15 -o $(mips_M16_DC) -F 16" ;; \ | |
4895 | @SIM_ENABLE_ARCH_mips_TRUE@ *) \ | |
4896 | @SIM_ENABLE_ARCH_mips_TRUE@ e="-B 32 -H 31 -o $(mips_IGEN_DC) -F $${f}" ;; \ | |
4897 | @SIM_ENABLE_ARCH_mips_TRUE@ esac; \ | |
4898 | @SIM_ENABLE_ARCH_mips_TRUE@ $(IGEN_RUN) \ | |
4899 | @SIM_ENABLE_ARCH_mips_TRUE@ $(mips_IGEN_TRACE) \ | |
4900 | @SIM_ENABLE_ARCH_mips_TRUE@ $${e} \ | |
4901 | @SIM_ENABLE_ARCH_mips_TRUE@ -I $(srcdir)/mips \ | |
4902 | @SIM_ENABLE_ARCH_mips_TRUE@ -Werror \ | |
4903 | @SIM_ENABLE_ARCH_mips_TRUE@ -Wnodiscard \ | |
4904 | @SIM_ENABLE_ARCH_mips_TRUE@ -M $${m} \ | |
4905 | @SIM_ENABLE_ARCH_mips_TRUE@ -G gen-direct-access \ | |
4906 | @SIM_ENABLE_ARCH_mips_TRUE@ -G gen-zero-r0 \ | |
4907 | @SIM_ENABLE_ARCH_mips_TRUE@ -i $(mips_IGEN_INSN) \ | |
4908 | @SIM_ENABLE_ARCH_mips_TRUE@ -P $${p}_ \ | |
4909 | @SIM_ENABLE_ARCH_mips_TRUE@ -x \ | |
4910 | @SIM_ENABLE_ARCH_mips_TRUE@ -n $${p}_icache.h -hc mips/$${p}_icache.h \ | |
4911 | @SIM_ENABLE_ARCH_mips_TRUE@ -n $${p}_icache.c -c mips/$${p}_icache.c \ | |
4912 | @SIM_ENABLE_ARCH_mips_TRUE@ -n $${p}_semantics.h -hs mips/$${p}_semantics.h \ | |
4913 | @SIM_ENABLE_ARCH_mips_TRUE@ -n $${p}_semantics.c -s mips/$${p}_semantics.c \ | |
4914 | @SIM_ENABLE_ARCH_mips_TRUE@ -n $${p}_idecode.h -hd mips/$${p}_idecode.h \ | |
4915 | @SIM_ENABLE_ARCH_mips_TRUE@ -n $${p}_idecode.c -d mips/$${p}_idecode.c \ | |
4916 | @SIM_ENABLE_ARCH_mips_TRUE@ -n $${p}_model.h -hm mips/$${p}_model.h \ | |
4917 | @SIM_ENABLE_ARCH_mips_TRUE@ -n $${p}_model.c -m mips/$${p}_model.c \ | |
4918 | @SIM_ENABLE_ARCH_mips_TRUE@ -n $${p}_support.h -hf mips/$${p}_support.h \ | |
4919 | @SIM_ENABLE_ARCH_mips_TRUE@ -n $${p}_support.c -f mips/$${p}_support.c \ | |
4920 | @SIM_ENABLE_ARCH_mips_TRUE@ -n $${p}_engine.h -he mips/$${p}_engine.h \ | |
4921 | @SIM_ENABLE_ARCH_mips_TRUE@ -n $${p}_engine.c -e mips/$${p}_engine.c \ | |
4922 | @SIM_ENABLE_ARCH_mips_TRUE@ || exit; \ | |
4923 | @SIM_ENABLE_ARCH_mips_TRUE@ done | |
4924 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_at)touch $@ | |
4925 | ||
4926 | @SIM_ENABLE_ARCH_mips_TRUE@mips/stamp-gen-mode-multi-run: mips/m16run.c mips/micromipsrun.c | |
4927 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_GEN)\ | |
4928 | @SIM_ENABLE_ARCH_mips_TRUE@ for t in $(SIM_MIPS_MULTI_IGEN_CONFIGS); do \ | |
4929 | @SIM_ENABLE_ARCH_mips_TRUE@ case $${t} in \ | |
4930 | @SIM_ENABLE_ARCH_mips_TRUE@ m16*) \ | |
4931 | @SIM_ENABLE_ARCH_mips_TRUE@ m=`echo $${t} | sed -e 's/^m16//' -e 's/:.*//'`; \ | |
4932 | @SIM_ENABLE_ARCH_mips_TRUE@ o=mips/m16$${m}_run.c; \ | |
4933 | @SIM_ENABLE_ARCH_mips_TRUE@ sed < $(srcdir)/mips/m16run.c > $$o.tmp \ | |
4934 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "s/^sim_/m16$${m}_/" \ | |
4935 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "/include/s/sim-engine/m16$${m}_engine/" \ | |
4936 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "s/m16_/m16$${m}_/" \ | |
4937 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "s/m32_/m32$${m}_/" \ | |
4938 | @SIM_ENABLE_ARCH_mips_TRUE@ || exit 1; \ | |
4939 | @SIM_ENABLE_ARCH_mips_TRUE@ $(SHELL) $(srcroot)/move-if-change $$o.tmp $$o; \ | |
4940 | @SIM_ENABLE_ARCH_mips_TRUE@ ;;\ | |
4941 | @SIM_ENABLE_ARCH_mips_TRUE@ micromips32*) \ | |
4942 | @SIM_ENABLE_ARCH_mips_TRUE@ m=`echo $${t} | sed -e 's/^micromips32//' -e 's/:.*//'`; \ | |
4943 | @SIM_ENABLE_ARCH_mips_TRUE@ o=mips/micromips$${m}_run.c; \ | |
4944 | @SIM_ENABLE_ARCH_mips_TRUE@ sed < $(srcdir)/mips/micromipsrun.c > $$o.tmp \ | |
4945 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "s/^sim_/micromips32$${m}_/" \ | |
4946 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "/include/s/sim-engine/micromips32$${m}_engine/" \ | |
4947 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "s/micromips16_/micromips16$${m}_/" \ | |
4948 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "s/micromips32_/micromips32$${m}_/" \ | |
4949 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "s/m32_/m32$${m}_/" \ | |
4950 | @SIM_ENABLE_ARCH_mips_TRUE@ || exit 1; \ | |
4951 | @SIM_ENABLE_ARCH_mips_TRUE@ $(SHELL) $(srcroot)/move-if-change $$o.tmp $$o; \ | |
4952 | @SIM_ENABLE_ARCH_mips_TRUE@ ;;\ | |
4953 | @SIM_ENABLE_ARCH_mips_TRUE@ micromips64*) \ | |
4954 | @SIM_ENABLE_ARCH_mips_TRUE@ m=`echo $${t} | sed -e 's/^micromips64//' -e 's/:.*//'`; \ | |
4955 | @SIM_ENABLE_ARCH_mips_TRUE@ o=mips/micromips$${m}_run.c; \ | |
4956 | @SIM_ENABLE_ARCH_mips_TRUE@ sed < $(srcdir)/mips/micromipsrun.c > $$o.tmp \ | |
4957 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "s/^sim_/micromips64$${m}_/" \ | |
4958 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "/include/s/sim-engine/micromips64$${m}_engine/" \ | |
4959 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "s/micromips16_/micromips16$${m}_/" \ | |
4960 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "s/micromips32_/micromips64$${m}_/" \ | |
4961 | @SIM_ENABLE_ARCH_mips_TRUE@ -e "s/m32_/m64$${m}_/" \ | |
4962 | @SIM_ENABLE_ARCH_mips_TRUE@ || exit 1; \ | |
4963 | @SIM_ENABLE_ARCH_mips_TRUE@ $(SHELL) $(srcroot)/move-if-change $$o.tmp $$o; \ | |
4964 | @SIM_ENABLE_ARCH_mips_TRUE@ ;;\ | |
4965 | @SIM_ENABLE_ARCH_mips_TRUE@ esac \ | |
4966 | @SIM_ENABLE_ARCH_mips_TRUE@ done | |
4967 | @SIM_ENABLE_ARCH_mips_TRUE@ $(AM_V_at)touch $@ | |
437eeee9 | 4968 | @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300/modules.c: | $(mn10300_BUILD_OUTPUTS) |
f12c3c63 | 4969 | |
d2a5dbc7 MF |
4970 | @SIM_ENABLE_ARCH_mn10300_TRUE@$(mn10300_BUILT_SRC_FROM_IGEN): mn10300/stamp-igen |
4971 | @SIM_ENABLE_ARCH_mn10300_TRUE@mn10300/stamp-igen: $(mn10300_IGEN_INSN) $(mn10300_IGEN_INSN_INC) $(mn10300_IGEN_DC) $(IGEN) | |
4972 | @SIM_ENABLE_ARCH_mn10300_TRUE@ $(AM_V_GEN)$(IGEN_RUN) \ | |
4973 | @SIM_ENABLE_ARCH_mn10300_TRUE@ $(mn10300_IGEN_TRACE) \ | |
4974 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -G gen-direct-access \ | |
4975 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -M mn10300,am33 -G gen-multi-sim=am33 \ | |
4976 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -M am33_2 \ | |
4977 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -I $(srcdir)/mn10300 \ | |
4978 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -i $(mn10300_IGEN_INSN) \ | |
4979 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -o $(mn10300_IGEN_DC) \ | |
4980 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -x \ | |
3bef0f03 MF |
4981 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n icache.h -hc mn10300/icache.h \ |
4982 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n icache.c -c mn10300/icache.c \ | |
4983 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n semantics.h -hs mn10300/semantics.h \ | |
4984 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n semantics.c -s mn10300/semantics.c \ | |
4985 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n idecode.h -hd mn10300/idecode.h \ | |
4986 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n idecode.c -d mn10300/idecode.c \ | |
4987 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n model.h -hm mn10300/model.h \ | |
4988 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n model.c -m mn10300/model.c \ | |
4989 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n support.h -hf mn10300/support.h \ | |
4990 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n support.c -f mn10300/support.c \ | |
4991 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n itable.h -ht mn10300/itable.h \ | |
4992 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n itable.c -t mn10300/itable.c \ | |
4993 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n engine.h -he mn10300/engine.h \ | |
4994 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n engine.c -e mn10300/engine.c \ | |
4995 | @SIM_ENABLE_ARCH_mn10300_TRUE@ -n irun.c -r mn10300/irun.c | |
d2a5dbc7 MF |
4996 | @SIM_ENABLE_ARCH_mn10300_TRUE@ $(AM_V_at)touch $@ |
4997 | ||
94f5dfed MF |
4998 | @SIM_ENABLE_ARCH_moxie_TRUE@moxie/moxie-gdb.dtb: @MAINT@ moxie/moxie-gdb.dts moxie/$(am__dirstamp) |
4999 | @SIM_ENABLE_ARCH_moxie_TRUE@ $(AM_V_GEN) \ | |
5000 | @SIM_ENABLE_ARCH_moxie_TRUE@ if test "x$(DTC)" != x; then \ | |
5001 | @SIM_ENABLE_ARCH_moxie_TRUE@ $(DTC) -O dtb -o $@.tmp ${srcdir}/moxie/moxie-gdb.dts || exit 1; \ | |
5002 | @SIM_ENABLE_ARCH_moxie_TRUE@ $(SHELL) $(srcroot)/move-if-change $@.tmp ${srcdir}/moxie/moxie-gdb.dtb || exit 1; \ | |
5003 | @SIM_ENABLE_ARCH_moxie_TRUE@ touch ${srcdir}/moxie/moxie-gdb.dtb; \ | |
5004 | @SIM_ENABLE_ARCH_moxie_TRUE@ else \ | |
5005 | @SIM_ENABLE_ARCH_moxie_TRUE@ echo "Could not update the moxie-gdb.dtb file because the device "; \ | |
5006 | @SIM_ENABLE_ARCH_moxie_TRUE@ echo "tree compiler tool (dtc) is missing. Install the tool to "; \ | |
5007 | @SIM_ENABLE_ARCH_moxie_TRUE@ echo "update the device tree blob."; \ | |
5008 | @SIM_ENABLE_ARCH_moxie_TRUE@ fi | |
437eeee9 | 5009 | @SIM_ENABLE_ARCH_or1k_TRUE@or1k/modules.c: | $(or1k_BUILD_OUTPUTS) |
94f5dfed | 5010 | |
0a129eb1 MF |
5011 | @SIM_ENABLE_ARCH_or1k_TRUE@or1k/mloop.c or1k/eng.h: or1k/stamp-mloop ; @true |
5012 | @SIM_ENABLE_ARCH_or1k_TRUE@or1k/stamp-mloop: $(srccom)/genmloop.sh or1k/mloop.in | |
5013 | @SIM_ENABLE_ARCH_or1k_TRUE@ $(AM_V_GEN)$(SHELL) $(srccom)/genmloop.sh -shell $(SHELL) \ | |
5014 | @SIM_ENABLE_ARCH_or1k_TRUE@ -mono -fast -pbb -switch sem-switch.c \ | |
5015 | @SIM_ENABLE_ARCH_or1k_TRUE@ -cpu or1k32bf \ | |
5016 | @SIM_ENABLE_ARCH_or1k_TRUE@ -infile $(srcdir)/or1k/mloop.in -outfile-prefix or1k/ | |
5017 | @SIM_ENABLE_ARCH_or1k_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change or1k/eng.hin or1k/eng.h | |
5018 | @SIM_ENABLE_ARCH_or1k_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change or1k/mloop.cin or1k/mloop.c | |
5019 | @SIM_ENABLE_ARCH_or1k_TRUE@ $(AM_V_at)touch $@ | |
5020 | ||
f1a0a99c MF |
5021 | @SIM_ENABLE_ARCH_or1k_TRUE@or1k/cgen: or1k/cgen-arch or1k/cgen-cpu-decode |
5022 | ||
5023 | @SIM_ENABLE_ARCH_or1k_TRUE@or1k/cgen-arch: | |
5024 | @SIM_ENABLE_ARCH_or1k_TRUE@ $(AM_V_GEN)mach=or32,or32nd FLAGS="with-scache"; $(CGEN_GEN_ARCH) | |
5025 | @SIM_ENABLE_ARCH_or1k_TRUE@or1k/arch.h or1k/arch.c or1k/cpuall.h: @CGEN_MAINT@ or1k/cgen-arch | |
5026 | ||
5027 | @SIM_ENABLE_ARCH_or1k_TRUE@or1k/cgen-cpu-decode: | |
5028 | @SIM_ENABLE_ARCH_or1k_TRUE@ $(AM_V_GEN)cpu=or1k32bf mach=or32,or32nd FLAGS="with-scache" EXTRAFILES="$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)"; $(CGEN_GEN_CPU_DECODE) | |
5029 | @SIM_ENABLE_ARCH_or1k_TRUE@or1k/cpu.h or1k/cpu.c or1k/model.c or1k/sem.c or1k/sem-switch.c or1k/decode.c or1k/decode.h: @CGEN_MAINT@ or1k/cgen-cpu-decode | |
5030 | ||
c0c25232 MF |
5031 | @SIM_ENABLE_ARCH_ppc_TRUE@ppc/psim$(EXEEXT): ppc/run$(EXEEXT) |
5032 | @SIM_ENABLE_ARCH_ppc_TRUE@ $(AM_V_GEN)ln $< $@ 2>/dev/null || $(LN_S) $< $@ 2>/dev/null || cp -p $< $@ | |
5033 | ||
5034 | @SIM_ENABLE_ARCH_ppc_TRUE@ppc/%.o: ppc/%.c | ppc/libsim.a $(SIM_ALL_RECURSIVE_DEPS) | |
93e0ec91 | 5035 | @SIM_ENABLE_ARCH_ppc_TRUE@ $(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) |
c0c25232 | 5036 | |
ee3314c4 MF |
5037 | @SIM_ENABLE_ARCH_ppc_TRUE@ppc/spreg.c: @MAINT@ ppc/ppc-spr-table ppc/spreg-gen.py ppc/$(am__dirstamp) |
5038 | @SIM_ENABLE_ARCH_ppc_TRUE@ $(AM_V_GEN)$(srcdir)/ppc/spreg-gen.py --source $@.tmp | |
5039 | @SIM_ENABLE_ARCH_ppc_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change $@.tmp $(srcdir)/ppc/spreg.c | |
5040 | @SIM_ENABLE_ARCH_ppc_TRUE@ $(AM_V_at)touch $(srcdir)/ppc/spreg.c | |
5041 | ||
5042 | @SIM_ENABLE_ARCH_ppc_TRUE@ppc/spreg.h: @MAINT@ ppc/ppc-spr-table ppc/spreg-gen.py ppc/$(am__dirstamp) | |
5043 | @SIM_ENABLE_ARCH_ppc_TRUE@ $(AM_V_GEN)$(srcdir)/ppc/spreg-gen.py --header $@.tmp | |
5044 | @SIM_ENABLE_ARCH_ppc_TRUE@ $(AM_V_at)$(SHELL) $(srcroot)/move-if-change $@.tmp $(srcdir)/ppc/spreg.h | |
5045 | @SIM_ENABLE_ARCH_ppc_TRUE@ $(AM_V_at)touch $(srcdir)/ppc/spreg.h | |
5046 | ||
c0c25232 | 5047 | @SIM_ENABLE_ARCH_rl78_TRUE@rl78/%.o: rl78/%.c | rl78/libsim.a $(SIM_ALL_RECURSIVE_DEPS) |
93e0ec91 | 5048 | @SIM_ENABLE_ARCH_rl78_TRUE@ $(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) |
c0c25232 MF |
5049 | |
5050 | @SIM_ENABLE_ARCH_rx_TRUE@rx/%.o: rx/%.c | rx/libsim.a $(SIM_ALL_RECURSIVE_DEPS) | |
93e0ec91 | 5051 | @SIM_ENABLE_ARCH_rx_TRUE@ $(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) |
437eeee9 | 5052 | @SIM_ENABLE_ARCH_sh_TRUE@sh/modules.c: | $(sh_BUILD_OUTPUTS) |
c0c25232 | 5053 | |
70ab6bdd MF |
5054 | # These rules are copied from automake, but tweaked to use FOR_BUILD variables. |
5055 | @SIM_ENABLE_ARCH_sh_TRUE@sh/gencode$(EXEEXT): $(sh_gencode_OBJECTS) $(sh_gencode_DEPENDENCIES) sh/$(am__dirstamp) | |
5056 | @SIM_ENABLE_ARCH_sh_TRUE@ $(AM_V_CCLD)$(LINK_FOR_BUILD) $(sh_gencode_OBJECTS) $(sh_gencode_LDADD) | |
5057 | ||
5058 | # gencode is a build-time only tool. Override the default rules for it. | |
5059 | @SIM_ENABLE_ARCH_sh_TRUE@sh/gencode.o: sh/gencode.c | |
5060 | @SIM_ENABLE_ARCH_sh_TRUE@ $(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@ | |
5061 | ||
5062 | @SIM_ENABLE_ARCH_sh_TRUE@sh/code.c: sh/gencode$(EXEEXT) | |
5063 | @SIM_ENABLE_ARCH_sh_TRUE@ $(AM_V_GEN)$< -x >$@ | |
5064 | ||
5065 | @SIM_ENABLE_ARCH_sh_TRUE@sh/ppi.c: sh/gencode$(EXEEXT) | |
5066 | @SIM_ENABLE_ARCH_sh_TRUE@ $(AM_V_GEN)$< -p >$@ | |
5067 | ||
5068 | @SIM_ENABLE_ARCH_sh_TRUE@sh/table.c: sh/gencode$(EXEEXT) | |
5069 | @SIM_ENABLE_ARCH_sh_TRUE@ $(AM_V_GEN)$< -s >$@ | |
437eeee9 | 5070 | @SIM_ENABLE_ARCH_v850_TRUE@v850/modules.c: | $(v850_BUILD_OUTPUTS) |
70ab6bdd | 5071 | |
d2a5dbc7 MF |
5072 | @SIM_ENABLE_ARCH_v850_TRUE@$(v850_BUILT_SRC_FROM_IGEN): v850/stamp-igen |
5073 | @SIM_ENABLE_ARCH_v850_TRUE@v850/stamp-igen: $(v850_IGEN_INSN) $(v850_IGEN_DC) $(IGEN) | |
5074 | @SIM_ENABLE_ARCH_v850_TRUE@ $(AM_V_GEN)$(IGEN_RUN) \ | |
5075 | @SIM_ENABLE_ARCH_v850_TRUE@ $(v850_IGEN_TRACE) \ | |
5076 | @SIM_ENABLE_ARCH_v850_TRUE@ -G gen-direct-access \ | |
5077 | @SIM_ENABLE_ARCH_v850_TRUE@ -G gen-zero-r0 \ | |
5078 | @SIM_ENABLE_ARCH_v850_TRUE@ -i $(v850_IGEN_INSN) \ | |
5079 | @SIM_ENABLE_ARCH_v850_TRUE@ -o $(v850_IGEN_DC) \ | |
5080 | @SIM_ENABLE_ARCH_v850_TRUE@ -x \ | |
3bef0f03 MF |
5081 | @SIM_ENABLE_ARCH_v850_TRUE@ -n icache.h -hc v850/icache.h \ |
5082 | @SIM_ENABLE_ARCH_v850_TRUE@ -n icache.c -c v850/icache.c \ | |
5083 | @SIM_ENABLE_ARCH_v850_TRUE@ -n semantics.h -hs v850/semantics.h \ | |
5084 | @SIM_ENABLE_ARCH_v850_TRUE@ -n semantics.c -s v850/semantics.c \ | |
5085 | @SIM_ENABLE_ARCH_v850_TRUE@ -n idecode.h -hd v850/idecode.h \ | |
5086 | @SIM_ENABLE_ARCH_v850_TRUE@ -n idecode.c -d v850/idecode.c \ | |
5087 | @SIM_ENABLE_ARCH_v850_TRUE@ -n model.h -hm v850/model.h \ | |
5088 | @SIM_ENABLE_ARCH_v850_TRUE@ -n model.c -m v850/model.c \ | |
5089 | @SIM_ENABLE_ARCH_v850_TRUE@ -n support.h -hf v850/support.h \ | |
5090 | @SIM_ENABLE_ARCH_v850_TRUE@ -n support.c -f v850/support.c \ | |
5091 | @SIM_ENABLE_ARCH_v850_TRUE@ -n itable.h -ht v850/itable.h \ | |
5092 | @SIM_ENABLE_ARCH_v850_TRUE@ -n itable.c -t v850/itable.c \ | |
5093 | @SIM_ENABLE_ARCH_v850_TRUE@ -n engine.h -he v850/engine.h \ | |
5094 | @SIM_ENABLE_ARCH_v850_TRUE@ -n engine.c -e v850/engine.c \ | |
5095 | @SIM_ENABLE_ARCH_v850_TRUE@ -n irun.c -r v850/irun.c | |
d2a5dbc7 MF |
5096 | @SIM_ENABLE_ARCH_v850_TRUE@ $(AM_V_at)touch $@ |
5097 | ||
c0c25232 | 5098 | %/libsim.a: | $(SIM_ALL_RECURSIVE_DEPS) |
93e0ec91 | 5099 | $(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) |
c0c25232 MF |
5100 | |
5101 | %/nrun.o: common/nrun.c | %/libsim.a $(SIM_ALL_RECURSIVE_DEPS) | |
93e0ec91 | 5102 | $(MAKE) $(AM_MAKEFLAGS) -C $(@D) $(@F) |
c0c25232 | 5103 | |
5bea0c32 MF |
5104 | all-recursive: $(SIM_ALL_RECURSIVE_DEPS) |
5105 | ||
63bf33ff MF |
5106 | install-data-local: installdirs $(SIM_INSTALL_DATA_LOCAL_DEPS) |
5107 | $(AM_V_at)$(MKDIR_P) $(DESTDIR)$(libdir) | |
5108 | lib=`echo sim | sed '$(program_transform_name)'`; \ | |
2ba09f42 MF |
5109 | for d in $(SIM_ENABLED_ARCHES); do \ |
5110 | n="$$lib"; \ | |
5111 | [ "$(SIM_PRIMARY_TARGET)" = "$$d" ] || n="$$n-$$d"; \ | |
5112 | n="lib$$n.a"; \ | |
5113 | $(INSTALL_DATA) $$d/libsim.a $(DESTDIR)$(libdir)/$$n || exit 1; \ | |
63bf33ff MF |
5114 | done |
5115 | ||
5116 | install-exec-local: installdirs $(SIM_INSTALL_EXEC_LOCAL_DEPS) | |
5117 | $(AM_V_at)$(MKDIR_P) $(DESTDIR)$(bindir) | |
5118 | run=`echo run | sed '$(program_transform_name)'`; \ | |
2ba09f42 MF |
5119 | for d in $(SIM_ENABLED_ARCHES); do \ |
5120 | n="$$run"; \ | |
5121 | [ "$(SIM_PRIMARY_TARGET)" = "$$d" ] || n="$$n-$$d"; \ | |
5122 | $(LIBTOOL) --mode=install \ | |
5123 | $(INSTALL_PROGRAM) $$d/run$(EXEEXT) $(DESTDIR)$(bindir)/$$n$(EXEEXT) || exit 1; \ | |
63bf33ff MF |
5124 | done |
5125 | ||
59d8576e MF |
5126 | uninstall-local: $(SIM_UNINSTALL_LOCAL_DEPS) |
5127 | rm -f $(DESTDIR)$(bindir)/run $(DESTDIR)$(libdir)/libsim.a | |
2ba09f42 | 5128 | for d in $(SIM_ENABLED_ARCHES); do \ |
59d8576e MF |
5129 | rm -f $(DESTDIR)$(bindir)/run-$$d $(DESTDIR)$(libdir)/libsim-$$d.a; \ |
5130 | done | |
5131 | ||
6bddc3e8 MF |
5132 | # Tell versions [3.59,3.63) of GNU make to not export all variables. |
5133 | # Otherwise a system limit (for SysV at least) may be exceeded. | |
5134 | .NOEXPORT: |