]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - sim/frv/registers.h
Update year range in copyright notice of all files owned by the GDB project.
[thirdparty/binutils-gdb.git] / sim / frv / registers.h
CommitLineData
b34f6357 1/* Register definitions for the FRV simulator
32d0add0 2 Copyright (C) 2000-2015 Free Software Foundation, Inc.
b34f6357
DB
3 Contributed by Red Hat.
4
5This file is part of the GNU Simulators.
6
7This program is free software; you can redistribute it and/or modify
8it under the terms of the GNU General Public License as published by
4744ac1b
JB
9the Free Software Foundation; either version 3 of the License, or
10(at your option) any later version.
b34f6357
DB
11
12This program is distributed in the hope that it will be useful,
13but WITHOUT ANY WARRANTY; without even the implied warranty of
14MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15GNU General Public License for more details.
16
4744ac1b
JB
17You should have received a copy of the GNU General Public License
18along with this program. If not, see <http://www.gnu.org/licenses/>. */
b34f6357
DB
19
20#ifndef REGISTERS_H
21#define REGISTERS_H
22
23#define FRV_MAX_GR 64
24#define FRV_MAX_FR 64
25#define FRV_MAX_CPR 64
26#define FRV_MAX_SPR 4096
27
28/* Register init, reset values and read_only masks. */
29typedef struct
30{
31 USI init_value; /* initial value */
32 USI reset_value; /* value for software reset */
33 USI reset_mask; /* bits which are reset */
34 USI read_only_mask; /* bits which are read-only */
35 char implemented; /* 1==register is implemented */
36 char supervisor; /* 1==register is supervisor-only */
37} FRV_SPR_CONTROL_INFO;
38
39typedef struct
40{
41 int fr; /* FR registers implemented */
42 int cpr; /* coprocessor registers implemented */
43 FRV_SPR_CONTROL_INFO *spr; /* SPR implementation details */
44} FRV_REGISTER_CONTROL;
45
46void frv_register_control_init (SIM_CPU *);
47void frv_initialize_spr (SIM_CPU *);
48void frv_reset_spr (SIM_CPU *);
49
50void frv_check_spr_access (SIM_CPU *, UINT);
51
52void frv_fr_registers_available (SIM_CPU *, int *, int *);
53void frv_gr_registers_available (SIM_CPU *, int *, int *);
54int frv_check_register_access (SIM_CPU *, SI, int, int);
55int frv_check_gr_access (SIM_CPU *, SI);
56int frv_check_fr_access (SIM_CPU *, SI);
57
58#endif /* REGISTERS_H */