projects / thirdparty / binutils-gdb.git / blame
| Commit | Line | Data |
|---|---|---|
| 5f186447 | 1 | # Makefile template for Configure for the 68HC11 sim library. |
| e4d013fc JB |
2 | # Copyright (C) 1999, 2000, 2001, 2007, 2008, 2009 |
| 3 | # Free Software Foundation, Inc. | |
| 5f186447 SC |
4 | # Written by Cygnus Support. |
| 5 | # | |
| 6 | # This program is free software; you can redistribute it and/or modify | |
| 7 | # it under the terms of the GNU General Public License as published by | |
| 4744ac1b | 8 | # the Free Software Foundation; either version 3 of the License, or |
| 5f186447 | 9 | # (at your option) any later version. |
| 4744ac1b | 10 | # |
| 5f186447 SC |
11 | # This program is distributed in the hope that it will be useful, |
| 12 | # but WITHOUT ANY WARRANTY; without even the implied warranty of | |
| 13 | # MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
| 14 | # GNU General Public License for more details. | |
| 4744ac1b | 15 | # |
| 5f186447 | 16 | # You should have received a copy of the GNU General Public License |
| 4744ac1b | 17 | # along with this program. If not, see <http://www.gnu.org/licenses/>. |
| 5f186447 SC |
18 | |
| 19 | ## COMMON_PRE_CONFIG_FRAG | |
| 20 | ||
| 81e09ed8 SC |
21 | M68HC11_OBJS = interp.o m68hc11int.o m68hc12int.o \ |
| 22 | emulos.o interrupts.o m68hc11_sim.o | |
| 5f186447 SC |
23 | |
| 24 | # List of main object files for `run'. | |
| 25 | SIM_RUN_OBJS = nrun.o | |
| 26 | ||
| 27 | SIM_OBJS = $(M68HC11_OBJS) \ | |
| 28 | $(SIM_NEW_COMMON_OBJS) \ | |
| 29 | sim-load.o \ | |
| 30 | sim-hload.o \ | |
| 31 | sim-engine.o \ | |
| 32 | sim-stop.o \ | |
| 5f186447 SC |
33 | sim-hrw.o \ |
| 34 | sim-reason.o \ | |
| 35 | $(SIM_EXTRA_OBJS) | |
| 36 | ||
| 37 | SIM_PROFILE= -DPROFILE=1 -DWITH_PROFILE=-1 | |
| 9b9f7b3c SC |
38 | # We must use 32-bit addresses to support memory bank switching. |
| 39 | # The WORD_BITSIZE is normally 16 but must be switched (temporarily) | |
| 40 | # to 32 to avoid a bug in the sim-common which uses 'unsigned_word' | |
| 41 | # instead of 'address_word' in some places (the result is a truncation | |
| 42 | # of the 32-bit address to 16-bit; and this breaks the simulator). | |
| 43 | SIM_EXTRA_CFLAGS = -DWITH_TARGET_WORD_BITSIZE=32 \ | |
| 5f186447 | 44 | -DWITH_TARGET_CELL_BITSIZE=32 \ |
| 9b9f7b3c SC |
45 | -DWITH_TARGET_ADDRESS_BITSIZE=32 \ |
| 46 | -DWITH_TARGET_WORD_MSB=31 | |
| 5f186447 SC |
47 | SIM_EXTRA_CLEAN = clean-extra |
| 48 | ||
| 49 | SIM_EXTRA_OBJS = @m68hc11_extra_objs@ | |
| 50 | ||
| 3c25f8c7 | 51 | INCLUDE = $(srcdir)/../../include/gdb/callback.h \ |
| 5f186447 SC |
52 | interrupts.h sim-main.h |
| 53 | ||
| 54 | ||
| 55 | ## COMMON_POST_CONFIG_FRAG | |
| 56 | ||
| 57 | m68hc11int.c: gencode | |
| 81e09ed8 SC |
58 | ./gencode -m6811 > $@ |
| 59 | ||
| 60 | m68hc12int.c: gencode | |
| 61 | ./gencode -m6812 > $@ | |
| 5f186447 SC |
62 | |
| 63 | gencode: gencode.c | |
| b51c7603 | 64 | $(CC_FOR_BUILD) $(BUILD_CFLAGS) -o gencode $(srcdir)/gencode.c |
| 5f186447 SC |
65 | |
| 66 | interp.o: interp.c $(INCLUDE) | |
| 67 | ||
| 68 | clean-extra: | |
| 69 | rm -f gencode m68hc11int.c |