]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - sim/rx/ChangeLog
sim: m32c/rx: fix typo in copyright updating
[thirdparty/binutils-gdb.git] / sim / rx / ChangeLog
CommitLineData
31a27ee8
MF
12011-07-11 Mike Frysinger <vapier@gentoo.org>
2
3 * configure.in: Add "dnl" before copyright notice.
4
af9f7da7
MF
52011-04-16 Mike Frysinger <vapier@gentoo.org>
6
7 * gdb-if.c (sim_complete_command): New stub function.
8
dae477fe
AB
92011-01-11 Andrew Burgess <aburgess@broadcom.com>
10
11 * gdb-if.c (sim_store_register): Update return value to
12 match new API.
13
29cfc22f
DD
142010-12-14 DJ Delorie <dj@redhat.com>
15
16 * rx.c (decode_opcode): For "MVFC PC,", use the address of the
17 opcode, not the address following the opcode.
45eb4d47
DD
18 (decode_opcode): RXO_branchrel is relative to the opcode's PC, not
19 the address following the opcode.
29cfc22f 20
5cbc4f2e
DD
212010-11-11 DJ Delorie <dj@redhat.com>
22
23 * rx.c (lsb_count): New.
24 (divu_cycles): New.
25 (div_cycles): New.
26 (decode_opcode): Fix cycle count math for div, divu, suntil, and
27 swhile.
28
e4dcb664
KB
292010-09-29 Kevin Buettner <kevinb@redhat.com>
30
31 * mem.c (rx_mem_ptr): When invalidating the decode cache, account
32 for the fact that the instruction decoder never uses swapped
33 addresses.
34
5f79eb72
NC
352010-09-29 Nick Clifton <nickc@redhat.com>
36
37 * rx.c (decode_opcode: RXO_int): Only break out of the emulation
38 loop if rx_syscall() does not return a RX_STEPPED result.
39
e5379772
KB
402010-09-23 Kevin Buettner <kevinb@redhat.com>
41
42 * rx.c (decode_opcode): Add cycle information for RXO_smovu.
43
8d794149
KB
442010-09-23 Kevin Buettner <kevinb@redhat.com>
45
46 * fpu.c, gdb-if.c, load.c, misc.c, syscalls.c (config.h): Include.
47
3c7be86b 48 * rx.c (decode_opcode): Declare `tx' as unsigned.
6607c80d 49
be380a3e
KB
50 * cpu.h (reset_decoder): Declare.
51 * load.c (rx_load): Call `reset_decoder'.
52 * rx.c (reset_decoder): New function.
53
f9c7014e
DD
542010-07-29 DJ Delorie <dj@redhat.com>
55
56 * rx.c (decode_cache_base): New.
57 (id_names): Remove ediv and edivu.
58 (optype_names): Add TwoReg.
59 (maybe_get_mem_page): New.
60 (rx_get_byte): Call it.
61 (get_op): Add TwoReg support.
62 (put_op): Likewise.
63 (PD, PS, PS2, GD, GS, GS2, DSZ, SSZ, S2SZ, US1, US2, OM): "opcode"
64 is a pointer now.
65 (DO_RETURN): New. We use longjmp to return an exception result.
66 (decode_opcode): Make opcode a pointer to the decode cache. Save
67 decoded opcode information and re-use. Call DO_RETURN instead of
68 return throughout. Remove ediv and edivu.
69 * mem.c (ptdc): New. Adds decode cache.
70 (rx_mem_ptr): Support it.
71 (rx_mem_decode_cache): New.
72 * mem.h (enum mem_ptr_action): add MPA_DECODE_CACHE.
73 (rx_mem_decode_cache): Declare.
74 * gdb-if.c (sim_resume): Add decode_opcode's setjmp logic here...
75 * main.c (main): ...and here. Use a fast loop if neither trace
76 nor disassemble is given.
77 * cpu.h (RX_MAKE_STEPPED, RX_MAKE_HIT_BREAK, RX_MAKE_EXITED,
78 RX_MAKE_STOPPED, RX_EXITED, RX_STOPPED): Adjust so that 0 is not a
79 valid code for anything.
80
93378652
DD
812010-07-27 DJ Delorie <dj@redhat.com>
82
83 * README.txt: New.
84 * config.h (CYCLE_ACCURATE, CYCLE_STATS): New.
85 * configure.in (--enable-cycle-accurate, --enable-cycle-stats):
86 New. Default to enabled.
87 * configure: Regenerate.
88
89 * cpu.h (regs_type): Add cycle tracking info.
90 (reset_pipeline_stats): Declare.
91 (halt_pipeline_stats): Declare.
92 (pipeline_stats): Declare.
93 * main.c (done): Call pipeline_stats().
94 * mem.h (rx_mem_ptr): Moved to here ...
95 * mem.c (mem_ptr): ... from here. Rename throughout.
96 (mem_put_byte): Move LEDs to Port A. Add Port B to control cycle
97 statistics. Move UART to SCI4.
98 (mem_put_hi): Add TPU 1-2. TPU 1 and 2 count CPU cycles.
99 * reg.c (init_regs): Set Rt reg to -1 (no reg).
100 * rx.c: Add cycle counting and statistics throughout.
101 (rx_get_byte): Optimize for speed.
102 (decode_opcode): Likewise.
103 (reset_pipeline_stats): New.
104 (halt_pipeline_stats): New.
105 (pipeline_stats): New.
106 * trace.c (sim_disasm_one): Print cycle count.
107
a1669f9a
KB
1082010-07-07 Kevin Buettner <kevinb@redhat.com>
109
110 * gdb-if.c (sim_store_register): Add case for sim_rx_acc_regnum.
111
fd60dc69
KB
1122010-06-24 Kevin Buettner <kevinb@redhat.com>
113
114 * gdb-if.c (trace.h): Include.
115 (reg_size, sim_fetch_register): Add cases for sim_rx_acc_regnum.
116
092b7bb8
NC
1172010-06-07 Nick Clifton <nickc@redhat.com>
118
119 * reg.c (set_oszc): Use unsigned int for the mask.
120 (set_szc, set_osz, set_sz): Likewise.
121
12cb7388
KB
1222010-05-28 Kevin Buettner <kevinb@redhat.com>
123
124 * gdb-if.c (sim_do_command): Add a "sim verbose noisy" command.
125
5558e7e6
MF
1262010-04-14 Mike Frysinger <vapier@gentoo.org>
127
128 * gdb-if.c (sim_write): Add const to buf arg.
129
2388a152
MM
1302010-01-30 Masaki Muranaka <monaka@monami-software.com>
131
132 * configure.in: Check if the host has getopt.h.
133 * configure: Regenerate.
134 * config.in: Regenerate.
135 * main.c: Include config.h.
136 Use HAVE_STDLIB_H, HAVE_UNISTD_H, HAVE_GETOPT_H.
137 Include getopt.h in case HAVE_GETOPT_H is defined.
138
feafbb2e
DD
1392009-12-22 Yoshinori Sato <ysato@users.sourceforge.jp>
140
141 * rx/rx.c (decode_opcode): btst bit address mask fix.
142
117f2c0d
DD
1432009-11-30 DJ Delorie <dj@redhat.com>
144
145 * rx/rx.c (decode_opcode): fix SWHILE logic.
146
4f8d4a38
DD
1472009-10-27 DJ Delorie <dj@redhat.com>
148 Kevin Buettner <kevinb@redhat.com>
149
150 * load.h: New.
151 * rx.c: New.
152 * syscalls.c: New.
153 * syscalls.h: New.
154 * load.c: New.
155 * configure.in: New.
156 * gdb-if.c: New.
157 * err.c: New.
158 * cpu.h: New.
159 * Makefile.in: New.
160 * fpu.c: New.
161 * mem.c: New.
162 * config.in: New.
163 * err.h: New.
164 * reg.c: New.
165 * mem.h: New.
166 * main.c: New.
167 * misc.h: New.
168 * trace.c: New.
169 * misc.c: New.
170 * syscall.h: New.
171 * trace.h: New.
172 * fpu.h: New.