]> git.ipfire.org Git - thirdparty/binutils-gdb.git/history - sim/riscv/sim-main.c
gdb: add target_debug_printf and target_debug_printf_nofunc
[thirdparty/binutils-gdb.git] / sim / riscv / sim-main.c
4 days ago  Bernd Edlingersim: riscv: Fix confusion with c.jal vs. c.addiw
4 days ago  Bernd Edlingersim: riscv: Make stack 16-byte aligned
4 days ago  Bernd Edlingersim: riscv: Fix PC at gdb breakpoints
2024-02-13  Jaydeep Patilsim: riscv: Add support for compressed integer instructions
2024-01-23  Jaydeep Patilsim: riscv: Fix crash during instruction decoding
2024-01-12  Andrew BurgessUpdate copyright year range in header of all files...
2023-12-23  Mike Frysingersim: riscv: fix -Wshadow=local warnings
2023-12-21  Mike Frysingersim: riscv: fix -Wimplicit-fallthrough warnings
2023-10-18  Jaydeep Patilsim/riscv: fix JALR instruction simulation
2023-01-01  Joel BrobeckerUpdate copyright year range in header of all files...
2022-12-23  Mike Frysingersim: riscv: move arch-specific settings to internal...
2022-12-21  Mike Frysingersim: riscv: invert sim_cpu storage
2022-12-21  Mike Frysingersim: move register headers into sim/ namespace [PR...
2022-11-02  Mike Frysingersim: common: change sim_{fetch,store}_register helpers...
2022-10-31  Mike Frysingersim: reg: constify store helper
2022-10-31  Mike Frysingersim: common: change sim_read & sim_write to use void...
2022-10-11  Tsukasa OIsim/riscv: fix multiply instructions on simulator
2022-09-05  Tsukasa OIsim/riscv: Complete tidying up with SBREAK
2022-01-06  Mike Frysingersim: riscv: migrate to standard uintXX_t types
2022-01-01  Joel BrobeckerAutomatic Copyright Year update after running gdb/copyr...
2021-10-31  Mike Frysingersim: drop unused targ-vals.h includes
2021-06-18  Mike Frysingersim: split sim-signal.h include out
2021-05-17  Mike Frysingersim: riscv: invert sim_state storage
2021-05-17  Mike Frysingersim: switch config.h usage to defs.h
2021-05-16  Mike Frysingersim: riscv: move __int128 check to configure
2021-05-01  Mike Frysingersim: riscv: fix building on 32-bit hosts w/out int128
2021-04-27  Mike Frysingersim: riscv: switch MIN/MAX to common min/max
2021-02-19  Nelson ChuRISC-V: PR27158, fixed UJ/SB types and added CSS/CL...
2021-02-05  Mike Frysingergdb: riscv: enable sim integration
2021-02-05  Mike Frysingersim: riscv: new port