]>
Commit | Line | Data |
---|---|---|
777a2882 | 1 | LIBS=../../libcrypto |
567a9e6f | 2 | |
a9bb7e92 RL |
3 | $MODESASM= |
4 | IF[{- !$disabled{asm} -}] | |
5 | $MODESASM_x86=ghash-x86.s | |
6 | $MODESDEF_x86=GHASH_ASM | |
7 | $MODESASM_x86_64=ghash-x86_64.s aesni-gcm-x86_64.s | |
8 | $MODESDEF_x86_64=GHASH_ASM | |
9 | ||
10 | # ghash-ia64.s doesn't work on VMS | |
11 | IF[{- $config{target} !~ /^vms-/ -}] | |
12 | $MODESASM_ia64=ghash-ia64.s | |
13 | $MODESDEF_ia64=GHASH_ASM | |
14 | ENDIF | |
15 | ||
16 | $MODESASM_sparcv9=ghash-sparcv9.S | |
17 | $MODESDEF_sparcv9=GHASH_ASM | |
18 | ||
19 | $MODESASM_alpha=ghash-alpha.S | |
20 | $MODESDEF_alpha=GHASH_ASM | |
21 | ||
22 | $MODESASM_s390x=ghash-s390x.S | |
23 | $MODESDEF_s390x=GHASH_ASM | |
24 | ||
25 | $MODESASM_armv4=ghash-armv4.S ghashv8-armx.S | |
26 | $MODESDEF_armv4=GHASH_ASM | |
27 | $MODESASM_aarch64=ghashv8-armx.S | |
7f02a093 | 28 | $MODESDEF_aarch64= |
a9bb7e92 RL |
29 | |
30 | $MODESASM_parisc11=ghash-parisc.s | |
31 | $MODESDEF_parisc11=GHASH_ASM | |
32 | $MODESASM_parisc20_64=$MODESASM_parisc11 | |
33 | $MODESDEF_parisc20_64=$MODESDEF_parisc11 | |
34 | ||
35 | $MODESASM_ppc32=ghashp8-ppc.s | |
36 | $MODESDEF_ppc32= | |
37 | $MODESASM_ppc64=$MODESASM_ppc32 | |
38 | $MODESDEF_ppc64=$MODESDEF_ppc32 | |
39 | ||
40 | $MODESASM_c64xplus=ghash-c64xplus.s | |
41 | $MODESDEF_c64xplus=GHASH_ASM | |
42 | ||
43 | # Now that we have defined all the arch specific variables, use the | |
44 | # appropriate one, and define the appropriate macros | |
45 | IF[$MODESASM_{- $target{asm_arch} -}] | |
46 | $MODESASM=$MODESASM_{- $target{asm_arch} -} | |
47 | $MODESDEF=$MODESDEF_{- $target{asm_arch} -} | |
48 | ENDIF | |
49 | ENDIF | |
50 | ||
3bfe9005 | 51 | $COMMON=cbc128.c ctr128.c cfb128.c ofb128.c gcm128.c ccm128.c $MODESASM |
07c244f0 | 52 | SOURCE[../../libcrypto]=$COMMON \ |
3bfe9005 | 53 | cts128.c xts128.c wrap128.c ocb128.c siv128.c |
a9bb7e92 | 54 | DEFINE[../../libcrypto]=$MODESDEF |
07c244f0 | 55 | SOURCE[../../providers/fips]=$COMMON |
a9bb7e92 | 56 | DEFINE[../../providers/fips]=$MODESDEF |
66ad63e8 | 57 | |
dca5c701 RL |
58 | INCLUDE[gcm128.o]=.. |
59 | ||
722c9762 | 60 | GENERATE[ghash-ia64.s]=asm/ghash-ia64.pl $(LIB_CFLAGS) $(LIB_CPPFLAGS) |
8c3bc594 | 61 | GENERATE[ghash-x86.s]=asm/ghash-x86.pl \ |
722c9762 | 62 | $(PERLASM_SCHEME) $(LIB_CFLAGS) $(LIB_CPPFLAGS) $(PROCESSOR) |
4f0d5f18 RL |
63 | GENERATE[ghash-x86_64.s]=asm/ghash-x86_64.pl $(PERLASM_SCHEME) |
64 | GENERATE[aesni-gcm-x86_64.s]=asm/aesni-gcm-x86_64.pl $(PERLASM_SCHEME) | |
65 | GENERATE[ghash-sparcv9.S]=asm/ghash-sparcv9.pl $(PERLASM_SCHEME) | |
f0667b14 | 66 | INCLUDE[ghash-sparcv9.o]=.. |
c6cb8e3c | 67 | GENERATE[ghash-alpha.S]=asm/ghash-alpha.pl $(PERLASM_SCHEME) |
4f0d5f18 | 68 | GENERATE[ghash-parisc.s]=asm/ghash-parisc.pl $(PERLASM_SCHEME) |
4f0d5f18 | 69 | GENERATE[ghashp8-ppc.s]=asm/ghashp8-ppc.pl $(PERLASM_SCHEME) |
ee619197 AP |
70 | GENERATE[ghash-armv4.S]=asm/ghash-armv4.pl $(PERLASM_SCHEME) |
71 | INCLUDE[ghash-armv4.o]=.. | |
72 | GENERATE[ghashv8-armx.S]=asm/ghashv8-armx.pl $(PERLASM_SCHEME) | |
73 | INCLUDE[ghashv8-armx.o]=.. | |
bc4e831c PS |
74 | GENERATE[ghash-s390x.S]=asm/ghash-s390x.pl $(PERLASM_SCHEME) |
75 | INCLUDE[ghash-s390x.o]=.. | |
77adb75e | 76 | GENERATE[ghash-c64xplus.S]=asm/ghash-c64xplus.pl $(PERLASM_SCHEME) |