]>
Commit | Line | Data |
---|---|---|
967dd82f FF |
1 | Broadcom BCM53xx Ethernet switches |
2 | ================================== | |
3 | ||
4 | Required properties: | |
5 | ||
6 | - compatible: For external switch chips, compatible string must be exactly one | |
7 | of: "brcm,bcm5325" | |
8 | "brcm,bcm53115" | |
9 | "brcm,bcm53125" | |
10 | "brcm,bcm53128" | |
11 | "brcm,bcm5365" | |
12 | "brcm,bcm5395" | |
a95691bc | 13 | "brcm,bcm5389" |
967dd82f FF |
14 | "brcm,bcm5397" |
15 | "brcm,bcm5398" | |
16 | ||
9b910d29 EA |
17 | For the BCM11360 SoC, must be: |
18 | "brcm,bcm11360-srab" and the mandatory "brcm,cygnus-srab" string | |
19 | ||
967dd82f FF |
20 | For the BCM5310x SoCs with an integrated switch, must be one of: |
21 | "brcm,bcm53010-srab" | |
22 | "brcm,bcm53011-srab" | |
23 | "brcm,bcm53012-srab" | |
24 | "brcm,bcm53018-srab" | |
25 | "brcm,bcm53019-srab" and the mandatory "brcm,bcm5301x-srab" string | |
26 | ||
b0a09625 AP |
27 | For the BCM5831X/BCM1140x SoCs with an integrated switch, must be one of: |
28 | "brcm,bcm11404-srab" | |
29 | "brcm,bcm11407-srab" | |
30 | "brcm,bcm11409-srab" | |
31 | "brcm,bcm58310-srab" | |
32 | "brcm,bcm58311-srab" | |
33 | "brcm,bcm58313-srab" and the mandatory "brcm,omega-srab" string | |
34 | ||
991a36bb FF |
35 | For the BCM585xx/586XX/88312 SoCs with an integrated switch, must be one of: |
36 | "brcm,bcm58522-srab" | |
37 | "brcm,bcm58523-srab" | |
38 | "brcm,bcm58525-srab" | |
39 | "brcm,bcm58622-srab" | |
40 | "brcm,bcm58623-srab" | |
41 | "brcm,bcm58625-srab" | |
42 | "brcm,bcm88312-srab" and the mandatory "brcm,nsp-srab string | |
43 | ||
967dd82f FF |
44 | For the BCM63xx/33xx SoCs with an integrated switch, must be one of: |
45 | "brcm,bcm3384-switch" | |
46 | "brcm,bcm6328-switch" | |
47 | "brcm,bcm6368-switch" and the mandatory "brcm,bcm63xx-switch" | |
48 | ||
56512ffd FF |
49 | Required properties for BCM585xx/586xx/88312 SoCs: |
50 | ||
51 | - reg: a total of 3 register base addresses, the first one must be the | |
52 | Switch Register Access block base, the second is the port 5/4 mux | |
53 | configuration register and the third one is the SGMII configuration | |
54 | and status register base address. | |
55 | ||
56 | - interrupts: a total of 13 interrupts must be specified, in the following | |
57 | order: port 0-5, 7-8 link status change, then the integrated PHY interrupt, | |
58 | then the timestamping interrupt and the sleep timer interrupts for ports | |
59 | 5,7,8. | |
60 | ||
61 | Optional properties for BCM585xx/586xx/88312 SoCs: | |
62 | ||
63 | - reg-names: a total of 3 names matching the 3 base register address, must | |
64 | be in the following order: | |
65 | "srab" | |
66 | "mux_config" | |
67 | "sgmii_config" | |
68 | ||
69 | - interrupt-names: a total of 13 names matching the 13 interrupts specified | |
70 | must be in the following order: | |
71 | "link_state_p0" | |
72 | "link_state_p1" | |
73 | "link_state_p2" | |
74 | "link_state_p3" | |
75 | "link_state_p4" | |
76 | "link_state_p5" | |
77 | "link_state_p7" | |
78 | "link_state_p8" | |
79 | "phy" | |
80 | "ts" | |
81 | "imp_sleep_timer_p5" | |
82 | "imp_sleep_timer_p7" | |
83 | "imp_sleep_timer_p8" | |
84 | ||
3b1bbafb | 85 | See Documentation/devicetree/bindings/net/dsa/dsa.txt for a list of additional |
967dd82f FF |
86 | required and optional properties. |
87 | ||
88 | Examples: | |
89 | ||
90 | Ethernet switch connected via MDIO to the host, CPU port wired to eth0: | |
91 | ||
92 | eth0: ethernet@10001000 { | |
93 | compatible = "brcm,unimac"; | |
94 | reg = <0x10001000 0x1000>; | |
95 | ||
96 | fixed-link { | |
97 | speed = <1000>; | |
98 | duplex-full; | |
99 | }; | |
100 | }; | |
101 | ||
102 | mdio0: mdio@10000000 { | |
103 | compatible = "brcm,unimac-mdio"; | |
104 | #address-cells = <1>; | |
105 | #size-cells = <0>; | |
106 | ||
107 | switch0: ethernet-switch@30 { | |
108 | compatible = "brcm,bcm53125"; | |
109 | #address-cells = <1>; | |
110 | #size-cells = <0>; | |
111 | ||
112 | ports { | |
61d0301e KK |
113 | #address-cells = <1>; |
114 | #size-cells = <0>; | |
115 | ||
967dd82f FF |
116 | port0@0 { |
117 | reg = <0>; | |
118 | label = "lan1"; | |
119 | }; | |
120 | ||
121 | port1@1 { | |
122 | reg = <1>; | |
123 | label = "lan2"; | |
124 | }; | |
125 | ||
126 | port5@5 { | |
127 | reg = <5>; | |
128 | label = "cable-modem"; | |
129 | fixed-link { | |
130 | speed = <1000>; | |
131 | duplex-full; | |
132 | }; | |
133 | phy-mode = "rgmii-txid"; | |
134 | }; | |
135 | ||
136 | port8@8 { | |
137 | reg = <8>; | |
138 | label = "cpu"; | |
139 | fixed-link { | |
140 | speed = <1000>; | |
141 | duplex-full; | |
142 | }; | |
143 | phy-mode = "rgmii-txid"; | |
144 | ethernet = <ð0>; | |
145 | }; | |
146 | }; | |
147 | }; | |
148 | }; |