]> git.ipfire.org Git - thirdparty/linux.git/blame - arch/arm/boot/dts/r8a7793-gose.dts
Merge tag 'io_uring-5.7-2020-05-22' of git://git.kernel.dk/linux-block
[thirdparty/linux.git] / arch / arm / boot / dts / r8a7793-gose.dts
CommitLineData
cdbfaf64 1// SPDX-License-Identifier: GPL-2.0
b8af4591
UH
2/*
3 * Device Tree Source for the Gose board
4 *
5 * Copyright (C) 2014-2015 Renesas Electronics Corporation
b8af4591
UH
6 */
7
f8905ce8
SH
8/*
9 * SSI-AK4643
10 *
11 * SW1: 1: AK4643
12 * 2: CN22
13 * 3: ADV7511
14 *
15 * This command is required when Playback/Capture
16 *
17 * amixer set "LINEOUT Mixer DACL" on
ae79f66d
SH
18 * amixer set "DVC Out" 100%
19 * amixer set "DVC In" 100%
20 *
21 * You can use Mute
22 *
23 * amixer set "DVC Out Mute" on
24 * amixer set "DVC In Mute" on
25 *
26 * You can use Volume Ramp
27 *
28 * amixer set "DVC Out Ramp Up Rate" "0.125 dB/64 steps"
29 * amixer set "DVC Out Ramp Down Rate" "0.125 dB/512 steps"
30 * amixer set "DVC Out Ramp" on
31 * aplay xxx.wav &
32 * amixer set "DVC Out" 80% // Volume Down
33 * amixer set "DVC Out" 100% // Volume Up
f8905ce8 34 */
ae79f66d 35
b8af4591
UH
36/dts-v1/;
37#include "r8a7793.dtsi"
38#include <dt-bindings/gpio/gpio.h>
39#include <dt-bindings/input/input.h>
40
41/ {
42 model = "Gose";
43 compatible = "renesas,gose", "renesas,r8a7793";
44
45 aliases {
46 serial0 = &scif0;
47 serial1 = &scif1;
786ef2ee 48 i2c9 = &gpioi2c2;
931bc7ec 49 i2c10 = &gpioi2c4;
786ef2ee 50 i2c11 = &i2chdmi;
931bc7ec 51 i2c12 = &i2cexio4;
b8af4591
UH
52 };
53
54 chosen {
07d2bf96 55 bootargs = "ignore_loglevel rw root=/dev/nfs ip=on";
16010a3e 56 stdout-path = "serial0:115200n8";
b8af4591
UH
57 };
58
59 memory@40000000 {
60 device_type = "memory";
61 reg = <0 0x40000000 0 0x40000000>;
62 };
d7d5974b
SH
63
64 gpio-keys {
65 compatible = "gpio-keys";
66
67 key-1 {
3b47f229
GU
68 gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
69 linux,code = <KEY_1>;
70 label = "SW2-1";
71 wakeup-source;
72 debounce-interval = <20>;
d7d5974b
SH
73 };
74 key-2 {
3b47f229
GU
75 gpios = <&gpio5 1 GPIO_ACTIVE_LOW>;
76 linux,code = <KEY_2>;
77 label = "SW2-2";
78 wakeup-source;
79 debounce-interval = <20>;
d7d5974b
SH
80 };
81 key-3 {
3b47f229
GU
82 gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
83 linux,code = <KEY_3>;
84 label = "SW2-3";
85 wakeup-source;
86 debounce-interval = <20>;
d7d5974b
SH
87 };
88 key-4 {
3b47f229
GU
89 gpios = <&gpio5 3 GPIO_ACTIVE_LOW>;
90 linux,code = <KEY_4>;
91 label = "SW2-4";
92 wakeup-source;
93 debounce-interval = <20>;
d7d5974b
SH
94 };
95 key-a {
3b47f229
GU
96 gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
97 linux,code = <KEY_A>;
98 label = "SW30";
99 wakeup-source;
100 debounce-interval = <20>;
d7d5974b
SH
101 };
102 key-b {
3b47f229
GU
103 gpios = <&gpio7 1 GPIO_ACTIVE_LOW>;
104 linux,code = <KEY_B>;
105 label = "SW31";
106 wakeup-source;
107 debounce-interval = <20>;
d7d5974b
SH
108 };
109 key-c {
3b47f229
GU
110 gpios = <&gpio7 2 GPIO_ACTIVE_LOW>;
111 linux,code = <KEY_C>;
112 label = "SW32";
113 wakeup-source;
114 debounce-interval = <20>;
d7d5974b
SH
115 };
116 key-d {
3b47f229
GU
117 gpios = <&gpio7 3 GPIO_ACTIVE_LOW>;
118 linux,code = <KEY_D>;
119 label = "SW33";
120 wakeup-source;
121 debounce-interval = <20>;
d7d5974b
SH
122 };
123 key-e {
3b47f229
GU
124 gpios = <&gpio7 4 GPIO_ACTIVE_LOW>;
125 linux,code = <KEY_E>;
126 label = "SW34";
127 wakeup-source;
128 debounce-interval = <20>;
d7d5974b
SH
129 };
130 key-f {
3b47f229
GU
131 gpios = <&gpio7 5 GPIO_ACTIVE_LOW>;
132 linux,code = <KEY_F>;
133 label = "SW35";
134 wakeup-source;
135 debounce-interval = <20>;
d7d5974b
SH
136 };
137 key-g {
3b47f229
GU
138 gpios = <&gpio7 6 GPIO_ACTIVE_LOW>;
139 linux,code = <KEY_G>;
140 label = "SW36";
141 wakeup-source;
142 debounce-interval = <20>;
d7d5974b
SH
143 };
144 };
3b18d859
SH
145
146 leds {
147 compatible = "gpio-leds";
148 led6 {
149 gpios = <&gpio2 19 GPIO_ACTIVE_HIGH>;
150 label = "LED6";
151 };
152 led7 {
153 gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>;
154 label = "LED7";
155 };
156 led8 {
157 gpios = <&gpio2 21 GPIO_ACTIVE_HIGH>;
158 label = "LED8";
159 };
160 };
8871eb07 161
b6dfc0d4 162 vcc_sdhi0: regulator-vcc-sdhi0 {
6f92cb2f
UH
163 compatible = "regulator-fixed";
164
165 regulator-name = "SDHI0 Vcc";
166 regulator-min-microvolt = <3300000>;
167 regulator-max-microvolt = <3300000>;
168
169 gpio = <&gpio7 17 GPIO_ACTIVE_HIGH>;
170 enable-active-high;
171 };
172
b6dfc0d4 173 vccq_sdhi0: regulator-vccq-sdhi0 {
6f92cb2f
UH
174 compatible = "regulator-gpio";
175
176 regulator-name = "SDHI0 VccQ";
177 regulator-min-microvolt = <1800000>;
178 regulator-max-microvolt = <3300000>;
179
180 gpios = <&gpio2 12 GPIO_ACTIVE_HIGH>;
181 gpios-states = <1>;
8a481af1 182 states = <3300000 1>, <1800000 0>;
6f92cb2f
UH
183 };
184
b6dfc0d4 185 vcc_sdhi1: regulator-vcc-sdhi1 {
6f92cb2f
UH
186 compatible = "regulator-fixed";
187
188 regulator-name = "SDHI1 Vcc";
189 regulator-min-microvolt = <3300000>;
190 regulator-max-microvolt = <3300000>;
191
192 gpio = <&gpio7 18 GPIO_ACTIVE_HIGH>;
193 enable-active-high;
194 };
195
b6dfc0d4 196 vccq_sdhi1: regulator-vccq-sdhi1 {
6f92cb2f
UH
197 compatible = "regulator-gpio";
198
199 regulator-name = "SDHI1 VccQ";
200 regulator-min-microvolt = <1800000>;
201 regulator-max-microvolt = <3300000>;
202
203 gpios = <&gpio2 13 GPIO_ACTIVE_HIGH>;
204 gpios-states = <1>;
8a481af1 205 states = <3300000 1>, <1800000 0>;
6f92cb2f
UH
206 };
207
b6dfc0d4 208 vcc_sdhi2: regulator-vcc-sdhi2 {
6f92cb2f
UH
209 compatible = "regulator-fixed";
210
211 regulator-name = "SDHI2 Vcc";
212 regulator-min-microvolt = <3300000>;
213 regulator-max-microvolt = <3300000>;
214
215 gpio = <&gpio7 19 GPIO_ACTIVE_HIGH>;
216 enable-active-high;
217 };
218
b6dfc0d4 219 vccq_sdhi2: regulator-vccq-sdhi2 {
6f92cb2f
UH
220 compatible = "regulator-gpio";
221
222 regulator-name = "SDHI2 VccQ";
223 regulator-min-microvolt = <1800000>;
224 regulator-max-microvolt = <3300000>;
225
226 gpios = <&gpio2 26 GPIO_ACTIVE_HIGH>;
227 gpios-states = <1>;
8a481af1 228 states = <3300000 1>, <1800000 0>;
6f92cb2f
UH
229 };
230
45e4f513 231 audio_clock: audio_clock {
f8905ce8
SH
232 compatible = "fixed-clock";
233 #clock-cells = <0>;
234 clock-frequency = <11289600>;
f8905ce8
SH
235 };
236
237 rsnd_ak4643: sound {
238 compatible = "simple-audio-card";
239
240 simple-audio-card,format = "left_j";
241 simple-audio-card,bitclock-master = <&sndcodec>;
242 simple-audio-card,frame-master = <&sndcodec>;
243
244 sndcpu: simple-audio-card,cpu {
245 sound-dai = <&rcar_sound>;
246 };
247
248 sndcodec: simple-audio-card,codec {
249 sound-dai = <&ak4643>;
250 clocks = <&audio_clock>;
251 };
252 };
253
bc63cd87
UH
254 hdmi-in {
255 compatible = "hdmi-connector";
256 type = "a";
257
258 port {
259 hdmi_con_in: endpoint {
260 remote-endpoint = <&adv7612_in>;
261 };
262 };
263 };
264
8871eb07
MD
265 hdmi-out {
266 compatible = "hdmi-connector";
267 type = "a";
268
269 port {
bc63cd87 270 hdmi_con_out: endpoint {
8871eb07
MD
271 remote-endpoint = <&adv7511_out>;
272 };
273 };
274 };
275
8cae3590
UH
276 composite-in {
277 compatible = "composite-video-connector";
278
279 port {
280 composite_con_in: endpoint {
281 remote-endpoint = <&adv7180_in>;
282 };
283 };
284 };
285
8871eb07
MD
286 x2_clk: x2-clock {
287 compatible = "fixed-clock";
288 #clock-cells = <0>;
289 clock-frequency = <74250000>;
290 };
291
292 x13_clk: x13-clock {
293 compatible = "fixed-clock";
294 #clock-cells = <0>;
295 clock-frequency = <148500000>;
296 };
786ef2ee
WS
297
298 gpioi2c2: i2c-9 {
299 #address-cells = <1>;
300 #size-cells = <0>;
301 compatible = "i2c-gpio";
302 status = "disabled";
303 scl-gpios = <&gpio2 6 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
304 sda-gpios = <&gpio2 7 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
305 i2c-gpio,delay-us = <5>;
306 };
307
931bc7ec
WS
308 gpioi2c4: i2c-10 {
309 #address-cells = <1>;
310 #size-cells = <0>;
311 compatible = "i2c-gpio";
312 status = "disabled";
313 scl-gpios = <&gpio7 13 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
314 sda-gpios = <&gpio7 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
315 i2c-gpio,delay-us = <5>;
316 };
317
786ef2ee
WS
318 /*
319 * A fallback to GPIO is provided for I2C2.
320 */
321 i2chdmi: i2c-11 {
322 compatible = "i2c-demux-pinctrl";
323 i2c-parent = <&i2c2>, <&gpioi2c2>;
324 i2c-bus-name = "i2c-hdmi";
325 #address-cells = <1>;
326 #size-cells = <0>;
327
328 ak4643: codec@12 {
329 compatible = "asahi-kasei,ak4643";
330 #sound-dai-cells = <0>;
331 reg = <0x12>;
332 };
333
334 composite-in@20 {
335 compatible = "adi,adv7180cp";
336 reg = <0x20>;
337 remote = <&vin1>;
338
339 port {
340 #address-cells = <1>;
341 #size-cells = <0>;
342
343 port@0 {
344 reg = <0>;
345 adv7180_in: endpoint {
346 remote-endpoint = <&composite_con_in>;
347 };
348 };
349
350 port@3 {
351 reg = <3>;
352 adv7180_out: endpoint {
353 bus-width = <8>;
354 remote-endpoint = <&vin1ep>;
355 };
356 };
357 };
358 };
359
360 hdmi@39 {
361 compatible = "adi,adv7511w";
362 reg = <0x39>;
363 interrupt-parent = <&gpio3>;
364 interrupts = <29 IRQ_TYPE_LEVEL_LOW>;
365
366 adi,input-depth = <8>;
367 adi,input-colorspace = "rgb";
368 adi,input-clock = "1x";
786ef2ee
WS
369
370 ports {
371 #address-cells = <1>;
372 #size-cells = <0>;
373
374 port@0 {
375 reg = <0>;
376 adv7511_in: endpoint {
377 remote-endpoint = <&du_out_rgb>;
378 };
379 };
380
381 port@1 {
382 reg = <1>;
383 adv7511_out: endpoint {
384 remote-endpoint = <&hdmi_con_out>;
385 };
386 };
387 };
388 };
389
390 hdmi-in@4c {
391 compatible = "adi,adv7612";
392 reg = <0x4c>;
393 interrupt-parent = <&gpio4>;
394 interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
395 default-input = <0>;
396
397 port {
398 #address-cells = <1>;
399 #size-cells = <0>;
400
401 port@0 {
402 reg = <0>;
403 adv7612_in: endpoint {
404 remote-endpoint = <&hdmi_con_in>;
405 };
406 };
407
408 port@2 {
409 reg = <2>;
410 adv7612_out: endpoint {
411 remote-endpoint = <&vin0ep2>;
412 };
413 };
414 };
415 };
416
417 eeprom@50 {
418 compatible = "renesas,r1ex24002", "atmel,24c02";
419 reg = <0x50>;
420 pagesize = <16>;
421 };
422 };
931bc7ec
WS
423
424 /*
425 * I2C4 is routed to EXIO connector E, pins 37 (SCL) + 39 (SDA).
426 * A fallback to GPIO is provided.
427 */
428 i2cexio4: i2c-12 {
429 compatible = "i2c-demux-pinctrl";
430 i2c-parent = <&i2c4>, <&gpioi2c4>;
431 i2c-bus-name = "i2c-exio4";
432 #address-cells = <1>;
433 #size-cells = <0>;
434 };
8871eb07
MD
435};
436
437&du {
438 pinctrl-0 = <&du_pins>;
439 pinctrl-names = "default";
440 status = "okay";
441
edb0c3af 442 clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>,
8871eb07 443 <&x13_clk>, <&x2_clk>;
edb0c3af 444 clock-names = "du.0", "du.1", "dclkin.0", "dclkin.1";
8871eb07
MD
445
446 ports {
447 port@0 {
448 endpoint {
449 remote-endpoint = <&adv7511_in>;
450 };
451 };
edb0c3af
LP
452 };
453};
454
455&lvds0 {
456 ports {
8871eb07
MD
457 port@1 {
458 lvds_connector: endpoint {
459 };
460 };
461 };
b8af4591
UH
462};
463
464&extal_clk {
465 clock-frequency = <20000000>;
466};
467
a81f0508 468&pfc {
81a81ba9
GU
469 pinctrl-0 = <&scif_clk_pins>;
470 pinctrl-names = "default";
471
f6890af3 472 i2c2_pins: i2c2 {
2e207c1c
SH
473 groups = "i2c2";
474 function = "i2c2";
f6890af3
SH
475 };
476
931bc7ec
WS
477 i2c4_pins: i2c4 {
478 groups = "i2c4_c";
479 function = "i2c4";
480 };
481
8871eb07 482 du_pins: du {
2e207c1c
SH
483 groups = "du_rgb888", "du_sync", "du_disp", "du_clk_out_0";
484 function = "du";
8871eb07
MD
485 };
486
167d34af 487 scif0_pins: scif0 {
2e207c1c
SH
488 groups = "scif0_data_d";
489 function = "scif0";
a81f0508
SH
490 };
491
167d34af 492 scif1_pins: scif1 {
2e207c1c
SH
493 groups = "scif1_data_d";
494 function = "scif1";
a81f0508
SH
495 };
496
81a81ba9 497 scif_clk_pins: scif_clk {
2e207c1c
SH
498 groups = "scif_clk";
499 function = "scif_clk";
81a81ba9
GU
500 };
501
a81f0508 502 ether_pins: ether {
2e207c1c
SH
503 groups = "eth_link", "eth_mdio", "eth_rmii";
504 function = "eth";
a81f0508
SH
505 };
506
507 phy1_pins: phy1 {
2e207c1c
SH
508 groups = "intc_irq0";
509 function = "intc";
a81f0508 510 };
6380d62a 511
185555ff
MV
512 pmic_irq_pins: pmicirq {
513 groups = "intc_irq2";
514 function = "intc";
515 };
516
6f92cb2f 517 sdhi0_pins: sd0 {
af897250
SH
518 groups = "sdhi0_data4", "sdhi0_ctrl";
519 function = "sdhi0";
6d25a418
SH
520 power-source = <3300>;
521 };
522
523 sdhi0_pins_uhs: sd0_uhs {
524 groups = "sdhi0_data4", "sdhi0_ctrl";
525 function = "sdhi0";
526 power-source = <1800>;
6f92cb2f
UH
527 };
528
529 sdhi1_pins: sd1 {
af897250
SH
530 groups = "sdhi1_data4", "sdhi1_ctrl";
531 function = "sdhi1";
6d25a418
SH
532 power-source = <3300>;
533 };
534
535 sdhi1_pins_uhs: sd1_uhs {
536 groups = "sdhi1_data4", "sdhi1_ctrl";
537 function = "sdhi1";
538 power-source = <1800>;
6f92cb2f
UH
539 };
540
541 sdhi2_pins: sd2 {
af897250
SH
542 groups = "sdhi2_data4", "sdhi2_ctrl";
543 function = "sdhi2";
6d25a418
SH
544 power-source = <3300>;
545 };
546
547 sdhi2_pins_uhs: sd2_uhs {
548 groups = "sdhi2_data4", "sdhi2_ctrl";
549 function = "sdhi2";
550 power-source = <1800>;
6f92cb2f
UH
551 };
552
740f5c80 553 qspi_pins: qspi {
2e207c1c
SH
554 groups = "qspi_ctrl", "qspi_data4";
555 function = "qspi";
6380d62a 556 };
f8905ce8
SH
557
558 sound_pins: sound {
2e207c1c
SH
559 groups = "ssi0129_ctrl", "ssi0_data", "ssi1_data";
560 function = "ssi";
f8905ce8
SH
561 };
562
563 sound_clk_pins: sound_clk {
2e207c1c
SH
564 groups = "audio_clk_a";
565 function = "audio_clk";
f8905ce8 566 };
bc63cd87
UH
567
568 vin0_pins: vin0 {
569 groups = "vin0_data24", "vin0_sync", "vin0_clkenb", "vin0_clk";
570 function = "vin0";
571 };
8cae3590
UH
572
573 vin1_pins: vin1 {
574 groups = "vin1_data8", "vin1_clk";
575 function = "vin1";
576 };
a81f0508
SH
577};
578
b8af4591 579&ether {
a81f0508
SH
580 pinctrl-0 = <&ether_pins &phy1_pins>;
581 pinctrl-names = "default";
582
b8af4591
UH
583 phy-handle = <&phy1>;
584 renesas,ether-link-active-low;
585 status = "okay";
586
587 phy1: ethernet-phy@1 {
588 reg = <1>;
589 interrupt-parent = <&irqc0>;
590 interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
591 micrel,led-mode = <1>;
516f6894 592 reset-gpios = <&gpio5 22 GPIO_ACTIVE_LOW>;
b8af4591
UH
593 };
594};
595
596&cmt0 {
597 status = "okay";
598};
599
d17f45eb
MV
600&cpu0 {
601 cpu0-supply = <&vdd_dvfs>;
602};
603
80aed52a
GU
604&rwdt {
605 timeout-sec = <60>;
606 status = "okay";
607};
608
b8af4591 609&scif0 {
a81f0508
SH
610 pinctrl-0 = <&scif0_pins>;
611 pinctrl-names = "default";
612
b8af4591
UH
613 status = "okay";
614};
615
616&scif1 {
a81f0508
SH
617 pinctrl-0 = <&scif1_pins>;
618 pinctrl-names = "default";
619
b8af4591
UH
620 status = "okay";
621};
6380d62a 622
81a81ba9
GU
623&scif_clk {
624 clock-frequency = <14745600>;
81a81ba9
GU
625};
626
6f92cb2f
UH
627&sdhi0 {
628 pinctrl-0 = <&sdhi0_pins>;
6d25a418
SH
629 pinctrl-1 = <&sdhi0_pins_uhs>;
630 pinctrl-names = "default", "state_uhs";
6f92cb2f
UH
631
632 vmmc-supply = <&vcc_sdhi0>;
633 vqmmc-supply = <&vccq_sdhi0>;
634 cd-gpios = <&gpio6 6 GPIO_ACTIVE_LOW>;
635 wp-gpios = <&gpio6 7 GPIO_ACTIVE_HIGH>;
6d25a418
SH
636 sd-uhs-sdr50;
637 sd-uhs-sdr104;
6f92cb2f
UH
638 status = "okay";
639};
640
641&sdhi1 {
642 pinctrl-0 = <&sdhi1_pins>;
6d25a418
SH
643 pinctrl-1 = <&sdhi1_pins_uhs>;
644 pinctrl-names = "default", "state_uhs";
6f92cb2f
UH
645
646 vmmc-supply = <&vcc_sdhi1>;
647 vqmmc-supply = <&vccq_sdhi1>;
648 cd-gpios = <&gpio6 14 GPIO_ACTIVE_LOW>;
649 wp-gpios = <&gpio6 15 GPIO_ACTIVE_HIGH>;
6d25a418 650 sd-uhs-sdr50;
6f92cb2f
UH
651 status = "okay";
652};
653
654&sdhi2 {
655 pinctrl-0 = <&sdhi2_pins>;
6d25a418
SH
656 pinctrl-1 = <&sdhi2_pins_uhs>;
657 pinctrl-names = "default", "state_uhs";
6f92cb2f
UH
658
659 vmmc-supply = <&vcc_sdhi2>;
660 vqmmc-supply = <&vccq_sdhi2>;
661 cd-gpios = <&gpio6 22 GPIO_ACTIVE_LOW>;
6d25a418 662 sd-uhs-sdr50;
6f92cb2f
UH
663 status = "okay";
664};
665
6380d62a
SH
666&qspi {
667 pinctrl-0 = <&qspi_pins>;
668 pinctrl-names = "default";
669
670 status = "okay";
671
672 flash@0 {
673 compatible = "spansion,s25fl512s", "jedec,spi-nor";
674 reg = <0>;
675 spi-max-frequency = <30000000>;
676 spi-tx-bus-width = <4>;
677 spi-rx-bus-width = <4>;
678 spi-cpol;
679 spi-cpha;
680 m25p,fast-read;
681
682 partitions {
e5e6f9b4 683 compatible = "fixed-partitions";
6380d62a
SH
684 #address-cells = <1>;
685 #size-cells = <1>;
686
687 partition@0 {
688 label = "loader";
689 reg = <0x00000000 0x00040000>;
690 read-only;
691 };
692 partition@40000 {
693 label = "user";
694 reg = <0x00040000 0x00400000>;
695 read-only;
696 };
697 partition@440000 {
698 label = "flash";
699 reg = <0x00440000 0x03bc0000>;
700 };
701 };
702 };
703};
f6890af3
SH
704
705&i2c2 {
706 pinctrl-0 = <&i2c2_pins>;
786ef2ee 707 pinctrl-names = "i2c-hdmi";
f6890af3
SH
708
709 status = "okay";
710 clock-frequency = <100000>;
711
f6890af3 712};
f8905ce8 713
c20839a3 714&i2c6 {
185555ff
MV
715 pinctrl-names = "default";
716 pinctrl-0 = <&pmic_irq_pins>;
c20839a3
GU
717 status = "okay";
718 clock-frequency = <100000>;
719
720 pmic@58 {
721 compatible = "dlg,da9063";
722 reg = <0x58>;
723 interrupt-parent = <&irqc0>;
724 interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
725 interrupt-controller;
726
727 rtc {
728 compatible = "dlg,da9063-rtc";
729 };
730
731 wdt {
732 compatible = "dlg,da9063-watchdog";
733 };
734 };
d17f45eb
MV
735
736 vdd_dvfs: regulator@68 {
737 compatible = "dlg,da9210";
738 reg = <0x68>;
739 interrupt-parent = <&irqc0>;
740 interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
741
742 regulator-min-microvolt = <1000000>;
743 regulator-max-microvolt = <1000000>;
744 regulator-boot-on;
745 regulator-always-on;
746 };
c20839a3
GU
747};
748
931bc7ec
WS
749&i2c4 {
750 pinctrl-0 = <&i2c4_pins>;
751 pinctrl-names = "i2c-exio4";
752};
753
f8905ce8
SH
754&rcar_sound {
755 pinctrl-0 = <&sound_pins &sound_clk_pins>;
756 pinctrl-names = "default";
757
758 /* Single DAI */
759 #sound-dai-cells = <0>;
760
761 status = "okay";
762
763 rcar_sound,dai {
764 dai0 {
ae79f66d
SH
765 playback = <&ssi0 &src2 &dvc0>;
766 capture = <&ssi1 &src3 &dvc1>;
f8905ce8
SH
767 };
768 };
769};
770
f8905ce8 771&ssi1 {
f8905ce8
SH
772 shared-pin;
773};
bc63cd87
UH
774
775/* HDMI video input */
776&vin0 {
777 status = "okay";
778 pinctrl-0 = <&vin0_pins>;
779 pinctrl-names = "default";
780
781 port {
bc63cd87
UH
782 vin0ep2: endpoint {
783 remote-endpoint = <&adv7612_out>;
784 bus-width = <24>;
785 hsync-active = <0>;
786 vsync-active = <0>;
787 pclk-sample = <1>;
788 data-active = <1>;
789 };
790 };
791};
8cae3590
UH
792
793/* composite video input */
794&vin1 {
795 pinctrl-0 = <&vin1_pins>;
796 pinctrl-names = "default";
797
798 status = "okay";
799
800 port {
8cae3590
UH
801 vin1ep: endpoint {
802 remote-endpoint = <&adv7180_out>;
803 bus-width = <8>;
804 };
805 };
806};